[mirror_qemu.git] / hw / arm / aspeed_ast10x0.c

/*
 * ASPEED Ast10x0 SoC
 *
 * Copyright (C) 2022 ASPEED Technology Inc.
 *
 * This code is licensed under the GPL version 2 or later.  See
 * the COPYING file in the top-level directory.
 *
 * Implementation extracted from the AST2600 and adapted for Ast10x0.
 */

#include "qemu/osdep.h"
#include "qapi/error.h"
#include "exec/address-spaces.h"
#include "sysemu/sysemu.h"
#include "hw/qdev-clock.h"
#include "hw/misc/unimp.h"
#include "hw/arm/aspeed_soc.h"

#define ASPEED_SOC_IOMEM_SIZE 0x00200000

static const hwaddr aspeed_soc_ast1030_memmap[] = {
    [ASPEED_DEV_SRAM]      = 0x00000000,
    [ASPEED_DEV_SBC]       = 0x79000000,
    [ASPEED_DEV_IOMEM]     = 0x7E600000,
    [ASPEED_DEV_PWM]       = 0x7E610000,
    [ASPEED_DEV_FMC]       = 0x7E620000,
    [ASPEED_DEV_SPI1]      = 0x7E630000,
    [ASPEED_DEV_SPI2]      = 0x7E640000,
    [ASPEED_DEV_SCU]       = 0x7E6E2000,
    [ASPEED_DEV_ADC]       = 0x7E6E9000,
    [ASPEED_DEV_SBC]       = 0x7E6F2000,
    [ASPEED_DEV_GPIO]      = 0x7E780000,
    [ASPEED_DEV_TIMER1]    = 0x7E782000,
    [ASPEED_DEV_UART1]     = 0x7E783000,
    [ASPEED_DEV_UART2]     = 0x7E78D000,
    [ASPEED_DEV_UART3]     = 0x7E78E000,
    [ASPEED_DEV_UART4]     = 0x7E78F000,
    [ASPEED_DEV_UART5]     = 0x7E784000,
    [ASPEED_DEV_UART6]     = 0x7E790000,
    [ASPEED_DEV_UART7]     = 0x7E790100,
    [ASPEED_DEV_UART8]     = 0x7E790200,
    [ASPEED_DEV_UART9]     = 0x7E790300,
    [ASPEED_DEV_UART10]    = 0x7E790400,
    [ASPEED_DEV_UART11]    = 0x7E790500,
    [ASPEED_DEV_UART12]    = 0x7E790600,
    [ASPEED_DEV_UART13]    = 0x7E790700,
    [ASPEED_DEV_WDT]       = 0x7E785000,
    [ASPEED_DEV_LPC]       = 0x7E789000,
    [ASPEED_DEV_I2C]       = 0x7E7B0000,
};

static const int aspeed_soc_ast1030_irqmap[] = {
    [ASPEED_DEV_UART1]     = 47,
    [ASPEED_DEV_UART2]     = 48,
    [ASPEED_DEV_UART3]     = 49,
    [ASPEED_DEV_UART4]     = 50,
    [ASPEED_DEV_UART5]     = 8,
    [ASPEED_DEV_UART6]     = 57,
    [ASPEED_DEV_UART7]     = 58,
    [ASPEED_DEV_UART8]     = 59,
    [ASPEED_DEV_UART9]     = 60,
    [ASPEED_DEV_UART10]    = 61,
    [ASPEED_DEV_UART11]    = 62,
    [ASPEED_DEV_UART12]    = 63,
    [ASPEED_DEV_UART13]    = 64,
    [ASPEED_DEV_GPIO]      = 11,
    [ASPEED_DEV_TIMER1]    = 16,
    [ASPEED_DEV_TIMER2]    = 17,
    [ASPEED_DEV_TIMER3]    = 18,
    [ASPEED_DEV_TIMER4]    = 19,
    [ASPEED_DEV_TIMER5]    = 20,
    [ASPEED_DEV_TIMER6]    = 21,
    [ASPEED_DEV_TIMER7]    = 22,
    [ASPEED_DEV_TIMER8]    = 23,
    [ASPEED_DEV_WDT]       = 24,
    [ASPEED_DEV_LPC]       = 35,
    [ASPEED_DEV_FMC]       = 39,
    [ASPEED_DEV_PWM]       = 44,
    [ASPEED_DEV_ADC]       = 46,
    [ASPEED_DEV_SPI1]      = 65,
    [ASPEED_DEV_SPI2]      = 66,
    [ASPEED_DEV_I2C]       = 110, /* 110 ~ 123 */
    [ASPEED_DEV_KCS]       = 138, /* 138 -> 142 */
};

static qemu_irq aspeed_soc_ast1030_get_irq(AspeedSoCState *s, int dev)
{
    AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);

    return qdev_get_gpio_in(DEVICE(&s->armv7m), sc->irqmap[dev]);
}

static void aspeed_soc_ast1030_init(Object *obj)
{
    AspeedSoCState *s = ASPEED_SOC(obj);
    AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
    char socname[8];
    char typename[64];
    int i;

    if (sscanf(sc->name, "%7s", socname) != 1) {
        g_assert_not_reached();
    }

    object_initialize_child(obj, "armv7m", &s->armv7m, TYPE_ARMV7M);

    s->sysclk = qdev_init_clock_in(DEVICE(s), "sysclk", NULL, NULL, 0);

    snprintf(typename, sizeof(typename), "aspeed.scu-%s", socname);
    object_initialize_child(obj, "scu", &s->scu, typename);
    qdev_prop_set_uint32(DEVICE(&s->scu), "silicon-rev", sc->silicon_rev);

    object_property_add_alias(obj, "hw-strap1", OBJECT(&s->scu), "hw-strap1");
    object_property_add_alias(obj, "hw-strap2", OBJECT(&s->scu), "hw-strap2");

    snprintf(typename, sizeof(typename), "aspeed.i2c-%s", socname);
    object_initialize_child(obj, "i2c", &s->i2c, typename);

    snprintf(typename, sizeof(typename), "aspeed.timer-%s", socname);
    object_initialize_child(obj, "timerctrl", &s->timerctrl, typename);

    snprintf(typename, sizeof(typename), "aspeed.adc-%s", socname);
    object_initialize_child(obj, "adc", &s->adc, typename);

    snprintf(typename, sizeof(typename), "aspeed.fmc-%s", socname);
    object_initialize_child(obj, "fmc", &s->fmc, typename);

    for (i = 0; i < sc->spis_num; i++) {
        snprintf(typename, sizeof(typename), "aspeed.spi%d-%s", i + 1, socname);
        object_initialize_child(obj, "spi[*]", &s->spi[i], typename);
    }

    object_initialize_child(obj, "lpc", &s->lpc, TYPE_ASPEED_LPC);

    object_initialize_child(obj, "sbc", &s->sbc, TYPE_ASPEED_SBC);

    for (i = 0; i < sc->wdts_num; i++) {
        snprintf(typename, sizeof(typename), "aspeed.wdt-%s", socname);
        object_initialize_child(obj, "wdt[*]", &s->wdt[i], typename);
    }

    snprintf(typename, sizeof(typename), "aspeed.gpio-%s", socname);
    object_initialize_child(obj, "gpio", &s->gpio, typename);
}

static void aspeed_soc_ast1030_realize(DeviceState *dev_soc, Error **errp)
{
    AspeedSoCState *s = ASPEED_SOC(dev_soc);
    AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
    DeviceState *armv7m;
    Error *err = NULL;
    int i;

    if (!clock_has_source(s->sysclk)) {
        error_setg(errp, "sysclk clock must be wired up by the board code");
        return;
    }

    /* General I/O memory space to catch all unimplemented device */
    create_unimplemented_device("aspeed.sbc",
                                sc->memmap[ASPEED_DEV_SBC],
                                0x40000);
    create_unimplemented_device("aspeed.io",
                                sc->memmap[ASPEED_DEV_IOMEM],
                                ASPEED_SOC_IOMEM_SIZE);

    /* AST1030 CPU Core */
    armv7m = DEVICE(&s->armv7m);
    qdev_prop_set_uint32(armv7m, "num-irq", 256);
    qdev_prop_set_string(armv7m, "cpu-type", sc->cpu_type);
    qdev_connect_clock_in(armv7m, "cpuclk", s->sysclk);
    object_property_set_link(OBJECT(&s->armv7m), "memory",
                             OBJECT(s->memory), &error_abort);
    sysbus_realize(SYS_BUS_DEVICE(&s->armv7m), &error_abort);

    /* Internal SRAM */
    memory_region_init_ram(&s->sram, NULL, "aspeed.sram", sc->sram_size, &err);
    if (err != NULL) {
        error_propagate(errp, err);
        return;
    }
    memory_region_add_subregion(s->memory,
                                sc->memmap[ASPEED_DEV_SRAM],
                                &s->sram);

    /* SCU */
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->scu), errp)) {
        return;
    }
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->scu), 0, sc->memmap[ASPEED_DEV_SCU]);

    /* I2C */

    object_property_set_link(OBJECT(&s->i2c), "dram", OBJECT(&s->sram),
                             &error_abort);
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->i2c), errp)) {
        return;
    }
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->i2c), 0, sc->memmap[ASPEED_DEV_I2C]);
    for (i = 0; i < ASPEED_I2C_GET_CLASS(&s->i2c)->num_busses; i++) {
        qemu_irq irq = qdev_get_gpio_in(DEVICE(&s->armv7m),
                                        sc->irqmap[ASPEED_DEV_I2C] + i);
        /* The AST1030 I2C controller has one IRQ per bus. */
        sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c.busses[i]), 0, irq);
    }

    /* LPC */
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->lpc), errp)) {
        return;
    }
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->lpc), 0, sc->memmap[ASPEED_DEV_LPC]);

    /* Connect the LPC IRQ to the GIC. It is otherwise unused. */
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 0,
                       aspeed_soc_get_irq(s, ASPEED_DEV_LPC));

    /*
     * On the AST1030 LPC subdevice IRQs are connected straight to the GIC.
     */
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_1,
                       qdev_get_gpio_in(DEVICE(&s->armv7m),
                                sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_1));

    sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_2,
                       qdev_get_gpio_in(DEVICE(&s->armv7m),
                                sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_2));

    sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_3,
                       qdev_get_gpio_in(DEVICE(&s->armv7m),
                                sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_3));

    sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_4,
                       qdev_get_gpio_in(DEVICE(&s->armv7m),
                                sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_4));

    /* UART */
    aspeed_soc_uart_init(s);

    /* Timer */
    object_property_set_link(OBJECT(&s->timerctrl), "scu", OBJECT(&s->scu),
                             &error_abort);
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->timerctrl), errp)) {
        return;
    }
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->timerctrl), 0,
                    sc->memmap[ASPEED_DEV_TIMER1]);
    for (i = 0; i < ASPEED_TIMER_NR_TIMERS; i++) {
        qemu_irq irq = aspeed_soc_get_irq(s, ASPEED_DEV_TIMER1 + i);
        sysbus_connect_irq(SYS_BUS_DEVICE(&s->timerctrl), i, irq);
    }

    /* ADC */
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->adc), errp)) {
        return;
    }
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->adc), 0, sc->memmap[ASPEED_DEV_ADC]);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->adc), 0,
                       aspeed_soc_get_irq(s, ASPEED_DEV_ADC));

    /* FMC, The number of CS is set at the board level */
    object_property_set_link(OBJECT(&s->fmc), "dram", OBJECT(&s->sram),
            &error_abort);
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->fmc), errp)) {
        return;
    }
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->fmc), 0, sc->memmap[ASPEED_DEV_FMC]);
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->fmc), 1,
                    ASPEED_SMC_GET_CLASS(&s->fmc)->flash_window_base);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->fmc), 0,
                       aspeed_soc_get_irq(s, ASPEED_DEV_FMC));

    /* SPI */
    for (i = 0; i < sc->spis_num; i++) {
        object_property_set_link(OBJECT(&s->spi[i]), "dram",
                                 OBJECT(&s->sram), &error_abort);
        if (!sysbus_realize(SYS_BUS_DEVICE(&s->spi[i]), errp)) {
            return;
        }
        aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->spi[i]), 0,
                        sc->memmap[ASPEED_DEV_SPI1 + i]);
        aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->spi[i]), 1,
                        ASPEED_SMC_GET_CLASS(&s->spi[i])->flash_window_base);
    }

    /* Secure Boot Controller */
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->sbc), errp)) {
        return;
    }
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->sbc), 0, sc->memmap[ASPEED_DEV_SBC]);

    /* Watch dog */
    for (i = 0; i < sc->wdts_num; i++) {
        AspeedWDTClass *awc = ASPEED_WDT_GET_CLASS(&s->wdt[i]);

        object_property_set_link(OBJECT(&s->wdt[i]), "scu", OBJECT(&s->scu),
                                 &error_abort);
        if (!sysbus_realize(SYS_BUS_DEVICE(&s->wdt[i]), errp)) {
            return;
        }
        aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->wdt[i]), 0,
                        sc->memmap[ASPEED_DEV_WDT] + i * awc->offset);
    }

    /* GPIO */
    if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio), errp)) {
        return;
    }
    aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->gpio), 0,
                    sc->memmap[ASPEED_DEV_GPIO]);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpio), 0,
                       aspeed_soc_get_irq(s, ASPEED_DEV_GPIO));
}

static void aspeed_soc_ast1030_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    AspeedSoCClass *sc = ASPEED_SOC_CLASS(dc);

    dc->realize = aspeed_soc_ast1030_realize;

    sc->name = "ast1030-a1";
    sc->cpu_type = ARM_CPU_TYPE_NAME("cortex-m4");
    sc->silicon_rev = AST1030_A1_SILICON_REV;
    sc->sram_size = 0xc0000;
    sc->spis_num = 2;
    sc->ehcis_num = 0;
    sc->wdts_num = 4;
    sc->macs_num = 1;
    sc->uarts_num = 13;
    sc->irqmap = aspeed_soc_ast1030_irqmap;
    sc->memmap = aspeed_soc_ast1030_memmap;
    sc->num_cpus = 1;
    sc->get_irq = aspeed_soc_ast1030_get_irq;
}

static const TypeInfo aspeed_soc_ast1030_type_info = {
    .name          = "ast1030-a1",
    .parent        = TYPE_ASPEED_SOC,
    .instance_size = sizeof(AspeedSoCState),
    .instance_init = aspeed_soc_ast1030_init,
    .class_init    = aspeed_soc_ast1030_class_init,
    .class_size    = sizeof(AspeedSoCClass),
};

static void aspeed_soc_register_types(void)
{
    type_register_static(&aspeed_soc_ast1030_type_info);
}

type_init(aspeed_soc_register_types)
Commit	Line	Data
356b230e SL	1	/*
	2	* ASPEED Ast10x0 SoC
	3	*
	4	* Copyright (C) 2022 ASPEED Technology Inc.
	5	*
	6	* This code is licensed under the GPL version 2 or later. See
	7	* the COPYING file in the top-level directory.
	8	*
	9	* Implementation extracted from the AST2600 and adapted for Ast10x0.
	10	*/
	11
	12	#include "qemu/osdep.h"
	13	#include "qapi/error.h"
	14	#include "exec/address-spaces.h"
	15	#include "sysemu/sysemu.h"
	16	#include "hw/qdev-clock.h"
	17	#include "hw/misc/unimp.h"
356b230e SL	18	#include "hw/arm/aspeed_soc.h"
	19
	20	#define ASPEED_SOC_IOMEM_SIZE 0x00200000
	21
	22	static const hwaddr aspeed_soc_ast1030_memmap[] = {
	23	[ASPEED_DEV_SRAM] = 0x00000000,
	24	[ASPEED_DEV_SBC] = 0x79000000,
	25	[ASPEED_DEV_IOMEM] = 0x7E600000,
	26	[ASPEED_DEV_PWM] = 0x7E610000,
	27	[ASPEED_DEV_FMC] = 0x7E620000,
	28	[ASPEED_DEV_SPI1] = 0x7E630000,
	29	[ASPEED_DEV_SPI2] = 0x7E640000,
	30	[ASPEED_DEV_SCU] = 0x7E6E2000,
	31	[ASPEED_DEV_ADC] = 0x7E6E9000,
	32	[ASPEED_DEV_SBC] = 0x7E6F2000,
	33	[ASPEED_DEV_GPIO] = 0x7E780000,
	34	[ASPEED_DEV_TIMER1] = 0x7E782000,
ab5e8605 PD	35	[ASPEED_DEV_UART1] = 0x7E783000,
	36	[ASPEED_DEV_UART2] = 0x7E78D000,
	37	[ASPEED_DEV_UART3] = 0x7E78E000,
	38	[ASPEED_DEV_UART4] = 0x7E78F000,
356b230e	39	[ASPEED_DEV_UART5] = 0x7E784000,
ab5e8605 PD	40	[ASPEED_DEV_UART6] = 0x7E790000,
	41	[ASPEED_DEV_UART7] = 0x7E790100,
	42	[ASPEED_DEV_UART8] = 0x7E790200,
	43	[ASPEED_DEV_UART9] = 0x7E790300,
	44	[ASPEED_DEV_UART10] = 0x7E790400,
	45	[ASPEED_DEV_UART11] = 0x7E790500,
	46	[ASPEED_DEV_UART12] = 0x7E790600,
	47	[ASPEED_DEV_UART13] = 0x7E790700,
356b230e SL	48	[ASPEED_DEV_WDT] = 0x7E785000,
	49	[ASPEED_DEV_LPC] = 0x7E789000,
	50	[ASPEED_DEV_I2C] = 0x7E7B0000,
	51	};
	52
	53	static const int aspeed_soc_ast1030_irqmap[] = {
ab5e8605 PD	54	[ASPEED_DEV_UART1] = 47,
	55	[ASPEED_DEV_UART2] = 48,
	56	[ASPEED_DEV_UART3] = 49,
	57	[ASPEED_DEV_UART4] = 50,
356b230e	58	[ASPEED_DEV_UART5] = 8,
ab5e8605 PD	59	[ASPEED_DEV_UART6] = 57,
	60	[ASPEED_DEV_UART7] = 58,
	61	[ASPEED_DEV_UART8] = 59,
	62	[ASPEED_DEV_UART9] = 60,
	63	[ASPEED_DEV_UART10] = 61,
	64	[ASPEED_DEV_UART11] = 62,
	65	[ASPEED_DEV_UART12] = 63,
	66	[ASPEED_DEV_UART13] = 64,
356b230e SL	67	[ASPEED_DEV_GPIO] = 11,
	68	[ASPEED_DEV_TIMER1] = 16,
	69	[ASPEED_DEV_TIMER2] = 17,
	70	[ASPEED_DEV_TIMER3] = 18,
	71	[ASPEED_DEV_TIMER4] = 19,
	72	[ASPEED_DEV_TIMER5] = 20,
	73	[ASPEED_DEV_TIMER6] = 21,
	74	[ASPEED_DEV_TIMER7] = 22,
	75	[ASPEED_DEV_TIMER8] = 23,
	76	[ASPEED_DEV_WDT] = 24,
	77	[ASPEED_DEV_LPC] = 35,
	78	[ASPEED_DEV_FMC] = 39,
	79	[ASPEED_DEV_PWM] = 44,
	80	[ASPEED_DEV_ADC] = 46,
	81	[ASPEED_DEV_SPI1] = 65,
	82	[ASPEED_DEV_SPI2] = 66,
	83	[ASPEED_DEV_I2C] = 110, /* 110 ~ 123 */
	84	[ASPEED_DEV_KCS] = 138, /* 138 -> 142 */
	85	};
	86
699db715	87	static qemu_irq aspeed_soc_ast1030_get_irq(AspeedSoCState *s, int dev)
356b230e SL	88	{
	89	AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
	90
699db715	91	return qdev_get_gpio_in(DEVICE(&s->armv7m), sc->irqmap[dev]);
356b230e SL	92	}
	93
	94	static void aspeed_soc_ast1030_init(Object *obj)
	95	{
	96	AspeedSoCState *s = ASPEED_SOC(obj);
	97	AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
	98	char socname[8];
	99	char typename[64];
	100	int i;
	101
	102	if (sscanf(sc->name, "%7s", socname) != 1) {
	103	g_assert_not_reached();
	104	}
	105
	106	object_initialize_child(obj, "armv7m", &s->armv7m, TYPE_ARMV7M);
	107
	108	s->sysclk = qdev_init_clock_in(DEVICE(s), "sysclk", NULL, NULL, 0);
	109
	110	snprintf(typename, sizeof(typename), "aspeed.scu-%s", socname);
	111	object_initialize_child(obj, "scu", &s->scu, typename);
	112	qdev_prop_set_uint32(DEVICE(&s->scu), "silicon-rev", sc->silicon_rev);
	113
	114	object_property_add_alias(obj, "hw-strap1", OBJECT(&s->scu), "hw-strap1");
	115	object_property_add_alias(obj, "hw-strap2", OBJECT(&s->scu), "hw-strap2");
	116
4c70ab16 TL	117	snprintf(typename, sizeof(typename), "aspeed.i2c-%s", socname);
	118	object_initialize_child(obj, "i2c", &s->i2c, typename);
	119
356b230e SL	120	snprintf(typename, sizeof(typename), "aspeed.timer-%s", socname);
	121	object_initialize_child(obj, "timerctrl", &s->timerctrl, typename);
	122
	123	snprintf(typename, sizeof(typename), "aspeed.adc-%s", socname);
	124	object_initialize_child(obj, "adc", &s->adc, typename);
	125
	126	snprintf(typename, sizeof(typename), "aspeed.fmc-%s", socname);
	127	object_initialize_child(obj, "fmc", &s->fmc, typename);
	128
	129	for (i = 0; i < sc->spis_num; i++) {
	130	snprintf(typename, sizeof(typename), "aspeed.spi%d-%s", i + 1, socname);
	131	object_initialize_child(obj, "spi[*]", &s->spi[i], typename);
	132	}
	133
	134	object_initialize_child(obj, "lpc", &s->lpc, TYPE_ASPEED_LPC);
	135
	136	object_initialize_child(obj, "sbc", &s->sbc, TYPE_ASPEED_SBC);
	137
	138	for (i = 0; i < sc->wdts_num; i++) {
	139	snprintf(typename, sizeof(typename), "aspeed.wdt-%s", socname);
	140	object_initialize_child(obj, "wdt[*]", &s->wdt[i], typename);
	141	}
17075ef2 JL	142
	143	snprintf(typename, sizeof(typename), "aspeed.gpio-%s", socname);
	144	object_initialize_child(obj, "gpio", &s->gpio, typename);
356b230e SL	145	}
	146
	147	static void aspeed_soc_ast1030_realize(DeviceState dev_soc, Error *errp)
	148	{
	149	AspeedSoCState *s = ASPEED_SOC(dev_soc);
	150	AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
356b230e SL	151	DeviceState *armv7m;
	152	Error *err = NULL;
	153	int i;
	154
	155	if (!clock_has_source(s->sysclk)) {
	156	error_setg(errp, "sysclk clock must be wired up by the board code");
	157	return;
	158	}
	159
	160	/* General I/O memory space to catch all unimplemented device */
	161	create_unimplemented_device("aspeed.sbc",
	162	sc->memmap[ASPEED_DEV_SBC],
	163	0x40000);
	164	create_unimplemented_device("aspeed.io",
	165	sc->memmap[ASPEED_DEV_IOMEM],
	166	ASPEED_SOC_IOMEM_SIZE);
	167
	168	/* AST1030 CPU Core */
	169	armv7m = DEVICE(&s->armv7m);
	170	qdev_prop_set_uint32(armv7m, "num-irq", 256);
	171	qdev_prop_set_string(armv7m, "cpu-type", sc->cpu_type);
	172	qdev_connect_clock_in(armv7m, "cpuclk", s->sysclk);
	173	object_property_set_link(OBJECT(&s->armv7m), "memory",
4dd9d554	174	OBJECT(s->memory), &error_abort);
356b230e SL	175	sysbus_realize(SYS_BUS_DEVICE(&s->armv7m), &error_abort);
	176
	177	/* Internal SRAM */
	178	memory_region_init_ram(&s->sram, NULL, "aspeed.sram", sc->sram_size, &err);
	179	if (err != NULL) {
	180	error_propagate(errp, err);
	181	return;
	182	}
4dd9d554	183	memory_region_add_subregion(s->memory,
356b230e SL	184	sc->memmap[ASPEED_DEV_SRAM],
	185	&s->sram);
	186
	187	/* SCU */
	188	if (!sysbus_realize(SYS_BUS_DEVICE(&s->scu), errp)) {
	189	return;
	190	}
5bfcbda7	191	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->scu), 0, sc->memmap[ASPEED_DEV_SCU]);
356b230e	192
4c70ab16 TL	193	/* I2C */
	194
	195	object_property_set_link(OBJECT(&s->i2c), "dram", OBJECT(&s->sram),
	196	&error_abort);
	197	if (!sysbus_realize(SYS_BUS_DEVICE(&s->i2c), errp)) {
	198	return;
	199	}
5bfcbda7	200	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->i2c), 0, sc->memmap[ASPEED_DEV_I2C]);
4c70ab16 TL	201	for (i = 0; i < ASPEED_I2C_GET_CLASS(&s->i2c)->num_busses; i++) {
	202	qemu_irq irq = qdev_get_gpio_in(DEVICE(&s->armv7m),
	203	sc->irqmap[ASPEED_DEV_I2C] + i);
	204	/* The AST1030 I2C controller has one IRQ per bus. */
	205	sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c.busses[i]), 0, irq);
	206	}
	207
356b230e SL	208	/* LPC */
	209	if (!sysbus_realize(SYS_BUS_DEVICE(&s->lpc), errp)) {
	210	return;
	211	}
5bfcbda7	212	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->lpc), 0, sc->memmap[ASPEED_DEV_LPC]);
356b230e SL	213
	214	/* Connect the LPC IRQ to the GIC. It is otherwise unused. */
	215	sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 0,
	216	aspeed_soc_get_irq(s, ASPEED_DEV_LPC));
	217
	218	/*
	219	* On the AST1030 LPC subdevice IRQs are connected straight to the GIC.
	220	*/
	221	sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_1,
	222	qdev_get_gpio_in(DEVICE(&s->armv7m),
	223	sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_1));
	224
	225	sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_2,
	226	qdev_get_gpio_in(DEVICE(&s->armv7m),
	227	sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_2));
	228
	229	sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_3,
	230	qdev_get_gpio_in(DEVICE(&s->armv7m),
	231	sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_3));
	232
	233	sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_4,
	234	qdev_get_gpio_in(DEVICE(&s->armv7m),
	235	sc->irqmap[ASPEED_DEV_KCS] + aspeed_lpc_kcs_4));
	236
470253b6 PD	237	/* UART */
470253b6 PD	238	aspeed_soc_uart_init(s);
356b230e SL	239
	240	/* Timer */
	241	object_property_set_link(OBJECT(&s->timerctrl), "scu", OBJECT(&s->scu),
	242	&error_abort);
	243	if (!sysbus_realize(SYS_BUS_DEVICE(&s->timerctrl), errp)) {
	244	return;
	245	}
5bfcbda7	246	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->timerctrl), 0,
356b230e SL	247	sc->memmap[ASPEED_DEV_TIMER1]);
	248	for (i = 0; i < ASPEED_TIMER_NR_TIMERS; i++) {
	249	qemu_irq irq = aspeed_soc_get_irq(s, ASPEED_DEV_TIMER1 + i);
	250	sysbus_connect_irq(SYS_BUS_DEVICE(&s->timerctrl), i, irq);
	251	}
	252
	253	/* ADC */
	254	if (!sysbus_realize(SYS_BUS_DEVICE(&s->adc), errp)) {
	255	return;
	256	}
5bfcbda7	257	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->adc), 0, sc->memmap[ASPEED_DEV_ADC]);
356b230e SL	258	sysbus_connect_irq(SYS_BUS_DEVICE(&s->adc), 0,
	259	aspeed_soc_get_irq(s, ASPEED_DEV_ADC));
	260
	261	/* FMC, The number of CS is set at the board level */
	262	object_property_set_link(OBJECT(&s->fmc), "dram", OBJECT(&s->sram),
	263	&error_abort);
	264	if (!sysbus_realize(SYS_BUS_DEVICE(&s->fmc), errp)) {
	265	return;
	266	}
5bfcbda7 PD	267	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->fmc), 0, sc->memmap[ASPEED_DEV_FMC]);
5bfcbda7 PD	268	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->fmc), 1,
356b230e SL	269	ASPEED_SMC_GET_CLASS(&s->fmc)->flash_window_base);
	270	sysbus_connect_irq(SYS_BUS_DEVICE(&s->fmc), 0,
	271	aspeed_soc_get_irq(s, ASPEED_DEV_FMC));
	272
	273	/* SPI */
	274	for (i = 0; i < sc->spis_num; i++) {
	275	object_property_set_link(OBJECT(&s->spi[i]), "dram",
	276	OBJECT(&s->sram), &error_abort);
	277	if (!sysbus_realize(SYS_BUS_DEVICE(&s->spi[i]), errp)) {
	278	return;
	279	}
5bfcbda7	280	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->spi[i]), 0,
356b230e	281	sc->memmap[ASPEED_DEV_SPI1 + i]);
5bfcbda7	282	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->spi[i]), 1,
356b230e SL	283	ASPEED_SMC_GET_CLASS(&s->spi[i])->flash_window_base);
	284	}
	285
	286	/* Secure Boot Controller */
	287	if (!sysbus_realize(SYS_BUS_DEVICE(&s->sbc), errp)) {
	288	return;
	289	}
5bfcbda7	290	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->sbc), 0, sc->memmap[ASPEED_DEV_SBC]);
356b230e SL	291
	292	/* Watch dog */
	293	for (i = 0; i < sc->wdts_num; i++) {
	294	AspeedWDTClass *awc = ASPEED_WDT_GET_CLASS(&s->wdt[i]);
	295
	296	object_property_set_link(OBJECT(&s->wdt[i]), "scu", OBJECT(&s->scu),
	297	&error_abort);
	298	if (!sysbus_realize(SYS_BUS_DEVICE(&s->wdt[i]), errp)) {
	299	return;
	300	}
5bfcbda7	301	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->wdt[i]), 0,
356b230e SL	302	sc->memmap[ASPEED_DEV_WDT] + i * awc->offset);
356b230e SL	303	}
17075ef2 JL	304
	305	/* GPIO */
	306	if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio), errp)) {
	307	return;
	308	}
5bfcbda7 PD	309	aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->gpio), 0,
5bfcbda7 PD	310	sc->memmap[ASPEED_DEV_GPIO]);
17075ef2 JL	311	sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpio), 0,
17075ef2 JL	312	aspeed_soc_get_irq(s, ASPEED_DEV_GPIO));
356b230e SL	313	}
	314
	315	static void aspeed_soc_ast1030_class_init(ObjectClass klass, void data)
	316	{
	317	DeviceClass *dc = DEVICE_CLASS(klass);
	318	AspeedSoCClass *sc = ASPEED_SOC_CLASS(dc);
	319
	320	dc->realize = aspeed_soc_ast1030_realize;
	321
	322	sc->name = "ast1030-a1";
	323	sc->cpu_type = ARM_CPU_TYPE_NAME("cortex-m4");
	324	sc->silicon_rev = AST1030_A1_SILICON_REV;
	325	sc->sram_size = 0xc0000;
	326	sc->spis_num = 2;
	327	sc->ehcis_num = 0;
	328	sc->wdts_num = 4;
	329	sc->macs_num = 1;
c5e1bdb9	330	sc->uarts_num = 13;
356b230e SL	331	sc->irqmap = aspeed_soc_ast1030_irqmap;
	332	sc->memmap = aspeed_soc_ast1030_memmap;
	333	sc->num_cpus = 1;
699db715	334	sc->get_irq = aspeed_soc_ast1030_get_irq;
356b230e SL	335	}
	336
	337	static const TypeInfo aspeed_soc_ast1030_type_info = {
	338	.name = "ast1030-a1",
	339	.parent = TYPE_ASPEED_SOC,
	340	.instance_size = sizeof(AspeedSoCState),
	341	.instance_init = aspeed_soc_ast1030_init,
	342	.class_init = aspeed_soc_ast1030_class_init,
	343	.class_size = sizeof(AspeedSoCClass),
	344	};
	345
	346	static void aspeed_soc_register_types(void)
	347	{
	348	type_register_static(&aspeed_soc_ast1030_type_info);
	349	}
	350
	351	type_init(aspeed_soc_register_types)