]>
Commit | Line | Data |
---|---|---|
dd83b06a AF |
1 | /* |
2 | * QEMU CPU model | |
3 | * | |
1590bbcb | 4 | * Copyright (c) 2012-2014 SUSE LINUX Products GmbH |
dd83b06a AF |
5 | * |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License | |
8 | * as published by the Free Software Foundation; either version 2 | |
9 | * of the License, or (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, see | |
18 | * <http://www.gnu.org/licenses/gpl-2.0.html> | |
19 | */ | |
20 | ||
1ef26b1f | 21 | #include "qemu/osdep.h" |
da34e65c | 22 | #include "qapi/error.h" |
2e5b09fd | 23 | #include "hw/core/cpu.h" |
b3946626 | 24 | #include "sysemu/hw_accel.h" |
066e9b27 | 25 | #include "qemu/notify.h" |
91b1df8c | 26 | #include "qemu/log.h" |
db725815 | 27 | #include "qemu/main-loop.h" |
508127e2 | 28 | #include "exec/log.h" |
4a795202 | 29 | #include "exec/cpu-common.h" |
9262685b | 30 | #include "qemu/error-report.h" |
90c84c56 | 31 | #include "qemu/qemu-print.h" |
14a48c1d | 32 | #include "sysemu/tcg.h" |
ed860129 | 33 | #include "hw/boards.h" |
62a48a2a | 34 | #include "hw/qdev-properties.h" |
243af022 | 35 | #include "trace/trace-root.h" |
30865f31 | 36 | #include "qemu/plugin.h" |
430065da | 37 | #include "sysemu/hw_accel.h" |
066e9b27 | 38 | |
5ce46cb3 | 39 | CPUState *cpu_by_arch_id(int64_t id) |
69e5ff06 | 40 | { |
38fcbd3f AF |
41 | CPUState *cpu; |
42 | ||
43 | CPU_FOREACH(cpu) { | |
44 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
69e5ff06 | 45 | |
38fcbd3f | 46 | if (cc->get_arch_id(cpu) == id) { |
5ce46cb3 | 47 | return cpu; |
38fcbd3f AF |
48 | } |
49 | } | |
5ce46cb3 EH |
50 | return NULL; |
51 | } | |
52 | ||
53 | bool cpu_exists(int64_t id) | |
54 | { | |
55 | return !!cpu_by_arch_id(id); | |
69e5ff06 IM |
56 | } |
57 | ||
3c72234c IM |
58 | CPUState *cpu_create(const char *typename) |
59 | { | |
60 | Error *err = NULL; | |
61 | CPUState *cpu = CPU(object_new(typename)); | |
118bfd76 | 62 | if (!qdev_realize(DEVICE(cpu), NULL, &err)) { |
3c72234c IM |
63 | error_report_err(err); |
64 | object_unref(OBJECT(cpu)); | |
4482e05c | 65 | exit(EXIT_FAILURE); |
3c72234c IM |
66 | } |
67 | return cpu; | |
68 | } | |
69 | ||
444d5590 AF |
70 | bool cpu_paging_enabled(const CPUState *cpu) |
71 | { | |
72 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
73 | ||
74 | return cc->get_paging_enabled(cpu); | |
75 | } | |
76 | ||
77 | static bool cpu_common_get_paging_enabled(const CPUState *cpu) | |
78 | { | |
6db297ea | 79 | return false; |
444d5590 AF |
80 | } |
81 | ||
a23bbfda AF |
82 | void cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list, |
83 | Error **errp) | |
84 | { | |
85 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
86 | ||
fbe95bfb | 87 | cc->get_memory_mapping(cpu, list, errp); |
a23bbfda AF |
88 | } |
89 | ||
90 | static void cpu_common_get_memory_mapping(CPUState *cpu, | |
91 | MemoryMappingList *list, | |
92 | Error **errp) | |
93 | { | |
94 | error_setg(errp, "Obtaining memory mappings is unsupported on this CPU."); | |
95 | } | |
96 | ||
8d04fb55 JK |
97 | /* Resetting the IRQ comes from across the code base so we take the |
98 | * BQL here if we need to. cpu_interrupt assumes it is held.*/ | |
d8ed887b AF |
99 | void cpu_reset_interrupt(CPUState *cpu, int mask) |
100 | { | |
8d04fb55 JK |
101 | bool need_lock = !qemu_mutex_iothread_locked(); |
102 | ||
103 | if (need_lock) { | |
104 | qemu_mutex_lock_iothread(); | |
105 | } | |
d8ed887b | 106 | cpu->interrupt_request &= ~mask; |
8d04fb55 JK |
107 | if (need_lock) { |
108 | qemu_mutex_unlock_iothread(); | |
109 | } | |
d8ed887b AF |
110 | } |
111 | ||
60a3e17a AF |
112 | void cpu_exit(CPUState *cpu) |
113 | { | |
d73415a3 | 114 | qatomic_set(&cpu->exit_request, 1); |
ab096a75 PB |
115 | /* Ensure cpu_exec will see the exit request after TCG has exited. */ |
116 | smp_wmb(); | |
d73415a3 | 117 | qatomic_set(&cpu->icount_decr_ptr->u16.high, -1); |
60a3e17a AF |
118 | } |
119 | ||
c72bf468 JF |
120 | int cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu, |
121 | void *opaque) | |
122 | { | |
123 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
124 | ||
125 | return (*cc->write_elf32_qemunote)(f, cpu, opaque); | |
126 | } | |
127 | ||
128 | static int cpu_common_write_elf32_qemunote(WriteCoreDumpFunction f, | |
129 | CPUState *cpu, void *opaque) | |
130 | { | |
b09afd58 | 131 | return 0; |
c72bf468 JF |
132 | } |
133 | ||
134 | int cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu, | |
135 | int cpuid, void *opaque) | |
136 | { | |
137 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
138 | ||
139 | return (*cc->write_elf32_note)(f, cpu, cpuid, opaque); | |
140 | } | |
141 | ||
142 | static int cpu_common_write_elf32_note(WriteCoreDumpFunction f, | |
143 | CPUState *cpu, int cpuid, | |
144 | void *opaque) | |
145 | { | |
146 | return -1; | |
147 | } | |
148 | ||
149 | int cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu, | |
150 | void *opaque) | |
151 | { | |
152 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
153 | ||
154 | return (*cc->write_elf64_qemunote)(f, cpu, opaque); | |
155 | } | |
156 | ||
157 | static int cpu_common_write_elf64_qemunote(WriteCoreDumpFunction f, | |
158 | CPUState *cpu, void *opaque) | |
159 | { | |
b09afd58 | 160 | return 0; |
c72bf468 JF |
161 | } |
162 | ||
163 | int cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu, | |
164 | int cpuid, void *opaque) | |
165 | { | |
166 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
167 | ||
168 | return (*cc->write_elf64_note)(f, cpu, cpuid, opaque); | |
169 | } | |
170 | ||
171 | static int cpu_common_write_elf64_note(WriteCoreDumpFunction f, | |
172 | CPUState *cpu, int cpuid, | |
173 | void *opaque) | |
174 | { | |
175 | return -1; | |
176 | } | |
177 | ||
178 | ||
a010bdbe | 179 | static int cpu_common_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg) |
5b50e790 AF |
180 | { |
181 | return 0; | |
182 | } | |
183 | ||
184 | static int cpu_common_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg) | |
185 | { | |
186 | return 0; | |
187 | } | |
188 | ||
568496c0 SF |
189 | static bool cpu_common_debug_check_watchpoint(CPUState *cpu, CPUWatchpoint *wp) |
190 | { | |
191 | /* If no extra check is required, QEMU watchpoint match can be considered | |
192 | * as an architectural match. | |
193 | */ | |
194 | return true; | |
195 | } | |
196 | ||
bf7663c4 GK |
197 | static bool cpu_common_virtio_is_big_endian(CPUState *cpu) |
198 | { | |
199 | return target_words_bigendian(); | |
200 | } | |
5b50e790 | 201 | |
cffe7b32 | 202 | static void cpu_common_noop(CPUState *cpu) |
86025ee4 PM |
203 | { |
204 | } | |
205 | ||
9585db68 RH |
206 | static bool cpu_common_exec_interrupt(CPUState *cpu, int int_req) |
207 | { | |
208 | return false; | |
209 | } | |
210 | ||
cfe35d48 | 211 | #if !defined(CONFIG_USER_ONLY) |
c86f106b AN |
212 | GuestPanicInformation *cpu_get_crash_info(CPUState *cpu) |
213 | { | |
214 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
215 | GuestPanicInformation *res = NULL; | |
216 | ||
217 | if (cc->get_crash_info) { | |
218 | res = cc->get_crash_info(cpu); | |
219 | } | |
220 | return res; | |
221 | } | |
cfe35d48 | 222 | #endif |
c86f106b | 223 | |
90c84c56 | 224 | void cpu_dump_state(CPUState *cpu, FILE *f, int flags) |
878096ee AF |
225 | { |
226 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
227 | ||
228 | if (cc->dump_state) { | |
97577fd4 | 229 | cpu_synchronize_state(cpu); |
90c84c56 | 230 | cc->dump_state(cpu, f, flags); |
878096ee AF |
231 | } |
232 | } | |
233 | ||
11cb6c15 | 234 | void cpu_dump_statistics(CPUState *cpu, int flags) |
878096ee AF |
235 | { |
236 | CPUClass *cc = CPU_GET_CLASS(cpu); | |
237 | ||
238 | if (cc->dump_statistics) { | |
11cb6c15 | 239 | cc->dump_statistics(cpu, flags); |
878096ee AF |
240 | } |
241 | } | |
242 | ||
dd83b06a AF |
243 | void cpu_reset(CPUState *cpu) |
244 | { | |
781c67ca | 245 | device_cold_reset(DEVICE(cpu)); |
2cc2d082 LV |
246 | |
247 | trace_guest_cpu_reset(cpu); | |
dd83b06a AF |
248 | } |
249 | ||
781c67ca | 250 | static void cpu_common_reset(DeviceState *dev) |
dd83b06a | 251 | { |
781c67ca | 252 | CPUState *cpu = CPU(dev); |
91b1df8c AF |
253 | CPUClass *cc = CPU_GET_CLASS(cpu); |
254 | ||
255 | if (qemu_loglevel_mask(CPU_LOG_RESET)) { | |
256 | qemu_log("CPU Reset (CPU %d)\n", cpu->cpu_index); | |
257 | log_cpu_state(cpu, cc->reset_dump_flags); | |
258 | } | |
259 | ||
259186a7 | 260 | cpu->interrupt_request = 0; |
6ad1da66 | 261 | cpu->halted = cpu->start_powered_off; |
93afeade | 262 | cpu->mem_io_pc = 0; |
efee7340 | 263 | cpu->icount_extra = 0; |
d73415a3 | 264 | qatomic_set(&cpu->icount_decr_ptr->u32, 0); |
414b15c9 | 265 | cpu->can_do_io = 1; |
f9d8f667 | 266 | cpu->exception_index = -1; |
bac05aa9 | 267 | cpu->crash_occurred = false; |
9b990ee5 | 268 | cpu->cflags_next_tb = -1; |
ce7cf6a9 | 269 | |
ba7d3d18 | 270 | if (tcg_enabled()) { |
f3ced3c5 | 271 | cpu_tb_jmp_cache_clear(cpu); |
1f5c00cf | 272 | |
2cd53943 | 273 | tcg_flush_softmmu_tlb(cpu); |
ba7d3d18 | 274 | } |
dd83b06a AF |
275 | } |
276 | ||
8c2e1b00 AF |
277 | static bool cpu_common_has_work(CPUState *cs) |
278 | { | |
279 | return false; | |
280 | } | |
281 | ||
2b8c2754 AF |
282 | ObjectClass *cpu_class_by_name(const char *typename, const char *cpu_model) |
283 | { | |
99193d8f | 284 | CPUClass *cc = CPU_CLASS(object_class_by_name(typename)); |
2b8c2754 | 285 | |
99193d8f | 286 | assert(cpu_model && cc->class_by_name); |
2b8c2754 AF |
287 | return cc->class_by_name(cpu_model); |
288 | } | |
289 | ||
62a48a2a | 290 | static void cpu_common_parse_features(const char *typename, char *features, |
1590bbcb AF |
291 | Error **errp) |
292 | { | |
1590bbcb | 293 | char *val; |
62a48a2a | 294 | static bool cpu_globals_initialized; |
2278b939 IM |
295 | /* Single "key=value" string being parsed */ |
296 | char *featurestr = features ? strtok(features, ",") : NULL; | |
62a48a2a | 297 | |
2278b939 IM |
298 | /* should be called only once, catch invalid users */ |
299 | assert(!cpu_globals_initialized); | |
62a48a2a | 300 | cpu_globals_initialized = true; |
1590bbcb | 301 | |
1590bbcb AF |
302 | while (featurestr) { |
303 | val = strchr(featurestr, '='); | |
304 | if (val) { | |
62a48a2a | 305 | GlobalProperty *prop = g_new0(typeof(*prop), 1); |
1590bbcb AF |
306 | *val = 0; |
307 | val++; | |
62a48a2a IM |
308 | prop->driver = typename; |
309 | prop->property = g_strdup(featurestr); | |
310 | prop->value = g_strdup(val); | |
62a48a2a | 311 | qdev_prop_register_global(prop); |
1590bbcb AF |
312 | } else { |
313 | error_setg(errp, "Expected key=value format, found %s.", | |
314 | featurestr); | |
315 | return; | |
316 | } | |
317 | featurestr = strtok(NULL, ","); | |
318 | } | |
319 | } | |
320 | ||
4f658099 AF |
321 | static void cpu_common_realizefn(DeviceState *dev, Error **errp) |
322 | { | |
13eed94e | 323 | CPUState *cpu = CPU(dev); |
ed860129 PM |
324 | Object *machine = qdev_get_machine(); |
325 | ||
326 | /* qdev_get_machine() can return something that's not TYPE_MACHINE | |
327 | * if this is one of the user-only emulators; in that case there's | |
328 | * no need to check the ignore_memory_transaction_failures board flag. | |
329 | */ | |
330 | if (object_dynamic_cast(machine, TYPE_MACHINE)) { | |
331 | ObjectClass *oc = object_get_class(machine); | |
332 | MachineClass *mc = MACHINE_CLASS(oc); | |
333 | ||
334 | if (mc) { | |
335 | cpu->ignore_memory_transaction_failures = | |
336 | mc->ignore_memory_transaction_failures; | |
337 | } | |
338 | } | |
13eed94e IM |
339 | |
340 | if (dev->hotplugged) { | |
341 | cpu_synchronize_post_init(cpu); | |
6afb4721 | 342 | cpu_resume(cpu); |
13eed94e | 343 | } |
2bfe11c8 LV |
344 | |
345 | /* NOTE: latest generic point where the cpu is fully realized */ | |
346 | trace_init_vcpu(cpu); | |
4f658099 AF |
347 | } |
348 | ||
b69c3c21 | 349 | static void cpu_common_unrealizefn(DeviceState *dev) |
7bbc124e LV |
350 | { |
351 | CPUState *cpu = CPU(dev); | |
82e95ec8 LV |
352 | /* NOTE: latest generic point before the cpu is fully unrealized */ |
353 | trace_fini_vcpu(cpu); | |
30865f31 | 354 | qemu_plugin_vcpu_exit_hook(cpu); |
7bbc124e LV |
355 | cpu_exec_unrealizefn(cpu); |
356 | } | |
357 | ||
a0e372f0 AF |
358 | static void cpu_common_initfn(Object *obj) |
359 | { | |
360 | CPUState *cpu = CPU(obj); | |
361 | CPUClass *cc = CPU_GET_CLASS(obj); | |
362 | ||
a07f953e | 363 | cpu->cpu_index = UNASSIGNED_CPU_INDEX; |
7ea7b9ad | 364 | cpu->cluster_index = UNASSIGNED_CLUSTER_INDEX; |
35143f01 | 365 | cpu->gdb_num_regs = cpu->gdb_num_g_regs = cc->gdb_num_core_regs; |
fa5376dd MAL |
366 | /* *-user doesn't have configurable SMP topology */ |
367 | /* the default value is changed by qemu_init_vcpu() for softmmu */ | |
368 | cpu->nr_cores = 1; | |
369 | cpu->nr_threads = 1; | |
370 | ||
376692b9 | 371 | qemu_mutex_init(&cpu->work_mutex); |
0c0fcc20 | 372 | QSIMPLEQ_INIT(&cpu->work_list); |
7c39163e EH |
373 | QTAILQ_INIT(&cpu->breakpoints); |
374 | QTAILQ_INIT(&cpu->watchpoints); | |
b7d48952 | 375 | |
39e329e3 | 376 | cpu_exec_initfn(cpu); |
a0e372f0 AF |
377 | } |
378 | ||
b7bca733 BR |
379 | static void cpu_common_finalize(Object *obj) |
380 | { | |
611dbe46 LQ |
381 | CPUState *cpu = CPU(obj); |
382 | ||
383 | qemu_mutex_destroy(&cpu->work_mutex); | |
b7bca733 BR |
384 | } |
385 | ||
997395d3 IM |
386 | static int64_t cpu_common_get_arch_id(CPUState *cpu) |
387 | { | |
388 | return cpu->cpu_index; | |
389 | } | |
390 | ||
40612000 JB |
391 | static vaddr cpu_adjust_watchpoint_address(CPUState *cpu, vaddr addr, int len) |
392 | { | |
393 | return addr; | |
394 | } | |
395 | ||
1b36e4f5 EH |
396 | static Property cpu_common_props[] = { |
397 | #ifndef CONFIG_USER_ONLY | |
398 | /* Create a memory property for softmmu CPU object, | |
399 | * so users can wire up its memory. (This can't go in hw/core/cpu.c | |
400 | * because that file is compiled only once for both user-mode | |
401 | * and system builds.) The default if no link is set up is to use | |
402 | * the system address space. | |
403 | */ | |
404 | DEFINE_PROP_LINK("memory", CPUState, memory, TYPE_MEMORY_REGION, | |
405 | MemoryRegion *), | |
406 | #endif | |
407 | DEFINE_PROP_BOOL("start-powered-off", CPUState, start_powered_off, false), | |
408 | DEFINE_PROP_END_OF_LIST(), | |
409 | }; | |
410 | ||
dd83b06a AF |
411 | static void cpu_class_init(ObjectClass *klass, void *data) |
412 | { | |
961f8395 | 413 | DeviceClass *dc = DEVICE_CLASS(klass); |
dd83b06a AF |
414 | CPUClass *k = CPU_CLASS(klass); |
415 | ||
1590bbcb | 416 | k->parse_features = cpu_common_parse_features; |
997395d3 | 417 | k->get_arch_id = cpu_common_get_arch_id; |
8c2e1b00 | 418 | k->has_work = cpu_common_has_work; |
444d5590 | 419 | k->get_paging_enabled = cpu_common_get_paging_enabled; |
a23bbfda | 420 | k->get_memory_mapping = cpu_common_get_memory_mapping; |
c72bf468 JF |
421 | k->write_elf32_qemunote = cpu_common_write_elf32_qemunote; |
422 | k->write_elf32_note = cpu_common_write_elf32_note; | |
423 | k->write_elf64_qemunote = cpu_common_write_elf64_qemunote; | |
424 | k->write_elf64_note = cpu_common_write_elf64_note; | |
5b50e790 AF |
425 | k->gdb_read_register = cpu_common_gdb_read_register; |
426 | k->gdb_write_register = cpu_common_gdb_write_register; | |
bf7663c4 | 427 | k->virtio_is_big_endian = cpu_common_virtio_is_big_endian; |
cffe7b32 | 428 | k->debug_excp_handler = cpu_common_noop; |
568496c0 | 429 | k->debug_check_watchpoint = cpu_common_debug_check_watchpoint; |
cffe7b32 RH |
430 | k->cpu_exec_enter = cpu_common_noop; |
431 | k->cpu_exec_exit = cpu_common_noop; | |
9585db68 | 432 | k->cpu_exec_interrupt = cpu_common_exec_interrupt; |
40612000 | 433 | k->adjust_watchpoint_address = cpu_adjust_watchpoint_address; |
ba31cc72 | 434 | set_bit(DEVICE_CATEGORY_CPU, dc->categories); |
4f658099 | 435 | dc->realize = cpu_common_realizefn; |
7bbc124e | 436 | dc->unrealize = cpu_common_unrealizefn; |
781c67ca | 437 | dc->reset = cpu_common_reset; |
4f67d30b | 438 | device_class_set_props(dc, cpu_common_props); |
ffa95714 MA |
439 | /* |
440 | * Reason: CPUs still need special care by board code: wiring up | |
441 | * IRQs, adding reset handlers, halting non-first CPUs, ... | |
442 | */ | |
e90f2a8c | 443 | dc->user_creatable = false; |
dd83b06a AF |
444 | } |
445 | ||
961f8395 | 446 | static const TypeInfo cpu_type_info = { |
dd83b06a | 447 | .name = TYPE_CPU, |
961f8395 | 448 | .parent = TYPE_DEVICE, |
dd83b06a | 449 | .instance_size = sizeof(CPUState), |
a0e372f0 | 450 | .instance_init = cpu_common_initfn, |
b7bca733 | 451 | .instance_finalize = cpu_common_finalize, |
dd83b06a AF |
452 | .abstract = true, |
453 | .class_size = sizeof(CPUClass), | |
454 | .class_init = cpu_class_init, | |
455 | }; | |
456 | ||
457 | static void cpu_register_types(void) | |
458 | { | |
459 | type_register_static(&cpu_type_info); | |
460 | } | |
461 | ||
462 | type_init(cpu_register_types) |