]> git.proxmox.com Git - mirror_qemu.git/blame - hw/pc.h
Refactor target specific handling, compile vl.c only once
[mirror_qemu.git] / hw / pc.h
CommitLineData
87ecb68b
PB
1#ifndef HW_PC_H
2#define HW_PC_H
376253ec
AL
3
4#include "qemu-common.h"
35bed8ee 5#include "ioport.h"
376253ec 6
87ecb68b
PB
7/* PC-style peripherals (also used by other machines). */
8
9/* serial.c */
10
b6cd0ea1
AJ
11SerialState *serial_init(int base, qemu_irq irq, int baudbase,
12 CharDriverState *chr);
c227f099 13SerialState *serial_mm_init (target_phys_addr_t base, int it_shift,
b6cd0ea1 14 qemu_irq irq, int baudbase,
2d48377a
BS
15 CharDriverState *chr, int ioregister,
16 int be);
ac0be998 17SerialState *serial_isa_init(int index, CharDriverState *chr);
038eaf82 18void serial_set_frequency(SerialState *s, uint32_t frequency);
87ecb68b
PB
19
20/* parallel.c */
21
22typedef struct ParallelState ParallelState;
021f0674 23ParallelState *parallel_init(int index, CharDriverState *chr);
c227f099 24ParallelState *parallel_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq, CharDriverState *chr);
87ecb68b
PB
25
26/* i8259.c */
27
28typedef struct PicState2 PicState2;
29extern PicState2 *isa_pic;
30void pic_set_irq(int irq, int level);
31void pic_set_irq_new(void *opaque, int irq, int level);
32qemu_irq *i8259_init(qemu_irq parent_irq);
87ecb68b
PB
33int pic_read_irq(PicState2 *s);
34void pic_update_irq(PicState2 *s);
35uint32_t pic_intack_read(PicState2 *s);
376253ec
AL
36void pic_info(Monitor *mon);
37void irq_info(Monitor *mon);
87ecb68b 38
87ecb68b
PB
39/* i8254.c */
40
41#define PIT_FREQ 1193182
42
43typedef struct PITState PITState;
44
45PITState *pit_init(int base, qemu_irq irq);
46void pit_set_gate(PITState *pit, int channel, int val);
47int pit_get_gate(PITState *pit, int channel);
48int pit_get_initial_count(PITState *pit, int channel);
49int pit_get_mode(PITState *pit, int channel);
50int pit_get_out(PITState *pit, int channel, int64_t current_time);
51
bf4f74c0
AJ
52void hpet_pit_disable(void);
53void hpet_pit_enable(void);
54
87ecb68b 55/* vmport.c */
26fb5e48 56void vmport_init(void);
87ecb68b
PB
57void vmport_register(unsigned char command, IOPortReadFunc *func, void *opaque);
58
59/* vmmouse.c */
60void *vmmouse_init(void *m);
61
62/* pckbd.c */
63
64void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base);
65void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq,
c227f099
AL
66 target_phys_addr_t base, ram_addr_t size,
67 target_phys_addr_t mask);
87ecb68b
PB
68
69/* mc146818rtc.c */
70
71typedef struct RTCState RTCState;
72
32e0c826 73RTCState *rtc_init(int base_year);
87ecb68b
PB
74void rtc_set_memory(RTCState *s, int addr, int val);
75void rtc_set_date(RTCState *s, const struct tm *tm);
0bacd130 76void cmos_set_s3_resume(void);
87ecb68b
PB
77
78/* pc.c */
79extern int fd_bootchk;
80
81void ioport_set_a20(int enable);
82int ioport_get_a20(void);
83
84/* acpi.c */
85extern int acpi_enabled;
80deece2
BS
86extern char *acpi_tables;
87extern size_t acpi_tables_len;
88
9d5e77a2
IY
89void acpi_bios_init(void);
90int acpi_table_add(const char *table_desc);
91
92/* acpi_piix.c */
cf7a2fe2
AJ
93i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,
94 qemu_irq sci_irq);
87ecb68b 95void piix4_smbus_register_device(SMBusDevice *dev, uint8_t addr);
3f84865a 96void piix4_acpi_system_hot_add_init(PCIBus *bus);
87ecb68b 97
16b29ae1
AL
98/* hpet.c */
99extern int no_hpet;
100
87ecb68b
PB
101/* pcspk.c */
102void pcspk_init(PITState *);
22d83b14 103int pcspk_audio_init(qemu_irq *pic);
87ecb68b
PB
104
105/* piix_pci.c */
0a3bacf3
JQ
106struct PCII440FXState;
107typedef struct PCII440FXState PCII440FXState;
108
85a750ca 109PCIBus *i440fx_init(PCII440FXState **pi440fx_state, int *piix_devfn, qemu_irq *pic);
0a3bacf3 110void i440fx_set_smm(PCII440FXState *d, int val);
0a3bacf3 111void i440fx_init_memory_mappings(PCII440FXState *d);
87ecb68b 112
823e675a 113/* piix4.c */
b1d8e52e 114extern PCIDevice *piix4_dev;
87ecb68b
PB
115int piix4_init(PCIBus *bus, int devfn);
116
117/* vga.c */
cb5a7aa8 118enum vga_retrace_method {
119 VGA_RETRACE_DUMB,
120 VGA_RETRACE_PRECISE
121};
122
123extern enum vga_retrace_method vga_retrace_method;
87ecb68b 124
fbe1b595
PB
125int isa_vga_init(void);
126int pci_vga_init(PCIBus *bus,
87ecb68b 127 unsigned long vga_bios_offset, int vga_bios_size);
c227f099
AL
128int isa_vga_mm_init(target_phys_addr_t vram_base,
129 target_phys_addr_t ctrl_base, int it_shift);
87ecb68b
PB
130
131/* cirrus_vga.c */
fbe1b595
PB
132void pci_cirrus_vga_init(PCIBus *bus);
133void isa_cirrus_vga_init(void);
87ecb68b 134
87ecb68b
PB
135/* ne2000.c */
136
9453c5bc 137void isa_ne2000_init(int base, int irq, NICInfo *nd);
87ecb68b 138
4c5b10b7
JS
139/* e820 types */
140#define E820_RAM 1
141#define E820_RESERVED 2
142#define E820_ACPI 3
143#define E820_NVS 4
144#define E820_UNUSABLE 5
145
146int e820_add_entry(uint64_t, uint64_t, uint32_t);
147
87ecb68b 148#endif