]> git.proxmox.com Git - mirror_qemu.git/blame - target/i386/tcg/helper-tcg.h
target/i386: Extract x86_need_replay_interrupt() from accel/tcg/
[mirror_qemu.git] / target / i386 / tcg / helper-tcg.h
CommitLineData
ed69e831
CF
1/*
2 * TCG specific prototypes for helpers
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19
20#ifndef I386_HELPER_TCG_H
21#define I386_HELPER_TCG_H
22
23#include "exec/exec-all.h"
24
25/* Maximum instruction code size */
26#define TARGET_MAX_INSN_SIZE 16
27
b8184135 28#if defined(TARGET_X86_64)
ed69e831 29# define TCG_PHYS_ADDR_BITS 40
b8184135 30#else
ed69e831 31# define TCG_PHYS_ADDR_BITS 36
b8184135 32#endif
ed69e831 33
b8184135 34QEMU_BUILD_BUG_ON(TCG_PHYS_ADDR_BITS > TARGET_PHYS_ADDR_SPACE_BITS);
ed69e831
CF
35
36/**
37 * x86_cpu_do_interrupt:
38 * @cpu: vCPU the interrupt is to be handled by.
39 */
40void x86_cpu_do_interrupt(CPUState *cpu);
60466472 41#ifndef CONFIG_USER_ONLY
6ae75481 42bool x86_need_replay_interrupt(int interrupt_request);
ed69e831 43bool x86_cpu_exec_interrupt(CPUState *cpu, int int_req);
60466472 44#endif
ed69e831 45
ed69e831
CF
46void breakpoint_handler(CPUState *cs);
47
48/* n must be a constant to be efficient */
49static inline target_long lshift(target_long x, int n)
50{
51 if (n >= 0) {
52 return x << n;
53 } else {
54 return x >> (-n);
55 }
56}
57
58/* translate.c */
59void tcg_x86_init(void);
60
61/* excp_helper.c */
8905770b
MAL
62G_NORETURN void raise_exception(CPUX86State *env, int exception_index);
63G_NORETURN void raise_exception_ra(CPUX86State *env, int exception_index,
64 uintptr_t retaddr);
65G_NORETURN void raise_exception_err(CPUX86State *env, int exception_index,
66 int error_code);
67G_NORETURN void raise_exception_err_ra(CPUX86State *env, int exception_index,
68 int error_code, uintptr_t retaddr);
83280f6a 69G_NORETURN void raise_interrupt(CPUX86State *nenv, int intno, int next_eip_addend);
958e1dd1
PB
70G_NORETURN void handle_unaligned_access(CPUX86State *env, vaddr vaddr,
71 MMUAccessType access_type,
72 uintptr_t retaddr);
73#ifdef CONFIG_USER_ONLY
74void x86_cpu_record_sigsegv(CPUState *cs, vaddr addr,
75 MMUAccessType access_type,
76 bool maperr, uintptr_t ra);
77void x86_cpu_record_sigbus(CPUState *cs, vaddr addr,
78 MMUAccessType access_type, uintptr_t ra);
79#else
80bool x86_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
81 MMUAccessType access_type, int mmu_idx,
82 bool probe, uintptr_t retaddr);
83G_NORETURN void x86_cpu_do_unaligned_access(CPUState *cs, vaddr vaddr,
84 MMUAccessType access_type,
85 int mmu_idx, uintptr_t retaddr);
86#endif
ed69e831
CF
87
88/* cc_helper.c */
89extern const uint8_t parity_table[256];
90
69483f31
CF
91/* misc_helper.c */
92void cpu_load_eflags(CPUX86State *env, int eflags, int update_mask);
8905770b 93G_NORETURN void do_pause(CPUX86State *env);
ed69e831 94
3d4fce8b
RH
95/* sysemu/svm_helper.c */
96#ifndef CONFIG_USER_ONLY
8905770b
MAL
97G_NORETURN void cpu_vmexit(CPUX86State *nenv, uint32_t exit_code,
98 uint64_t exit_info_1, uintptr_t retaddr);
68775856 99void do_vmexit(CPUX86State *env);
3d4fce8b 100#endif
ed69e831
CF
101
102/* seg_helper.c */
103void do_interrupt_x86_hardirq(CPUX86State *env, int intno, int is_hw);
30493a03
CF
104void do_interrupt_all(X86CPU *cpu, int intno, int is_int,
105 int error_code, target_ulong next_eip, int is_hw);
106void handle_even_inj(CPUX86State *env, int intno, int is_int,
107 int error_code, int is_hw, int rm);
108int exception_has_error_code(int intno);
ed69e831
CF
109
110/* smm_helper.c */
111void do_smm_enter(X86CPU *cpu);
112
6d8d1a03
CF
113/* bpt_helper.c */
114bool check_hw_breakpoints(CPUX86State *env, bool force_dr6_update);
115
ed69e831 116#endif /* I386_HELPER_TCG_H */