]>
Commit | Line | Data |
---|---|---|
bbf45ba5 HB |
1 | /* |
2 | * This program is free software; you can redistribute it and/or modify | |
3 | * it under the terms of the GNU General Public License, version 2, as | |
4 | * published by the Free Software Foundation. | |
5 | * | |
6 | * This program is distributed in the hope that it will be useful, | |
7 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
8 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
9 | * GNU General Public License for more details. | |
10 | * | |
11 | * You should have received a copy of the GNU General Public License | |
12 | * along with this program; if not, write to the Free Software | |
13 | * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. | |
14 | * | |
15 | * Copyright IBM Corp. 2007 | |
16 | * | |
17 | * Authors: Hollis Blanchard <hollisb@us.ibm.com> | |
18 | * Christian Ehrhardt <ehrhardt@linux.vnet.ibm.com> | |
19 | */ | |
20 | ||
21 | #include <linux/errno.h> | |
22 | #include <linux/err.h> | |
23 | #include <linux/kvm_host.h> | |
bbf45ba5 | 24 | #include <linux/vmalloc.h> |
544c6761 | 25 | #include <linux/hrtimer.h> |
bbf45ba5 | 26 | #include <linux/fs.h> |
5a0e3ad6 | 27 | #include <linux/slab.h> |
eb1e4f43 | 28 | #include <linux/file.h> |
cbbc58d4 | 29 | #include <linux/module.h> |
bbf45ba5 HB |
30 | #include <asm/cputable.h> |
31 | #include <asm/uaccess.h> | |
32 | #include <asm/kvm_ppc.h> | |
83aae4a8 | 33 | #include <asm/tlbflush.h> |
371fefd6 | 34 | #include <asm/cputhreads.h> |
bd2be683 | 35 | #include <asm/irqflags.h> |
73e75b41 | 36 | #include "timing.h" |
5efdb4be | 37 | #include "irq.h" |
fad7b9b5 | 38 | #include "../mm/mmu_decl.h" |
bbf45ba5 | 39 | |
46f43c6e MT |
40 | #define CREATE_TRACE_POINTS |
41 | #include "trace.h" | |
42 | ||
cbbc58d4 AK |
43 | struct kvmppc_ops *kvmppc_hv_ops; |
44 | EXPORT_SYMBOL_GPL(kvmppc_hv_ops); | |
45 | struct kvmppc_ops *kvmppc_pr_ops; | |
46 | EXPORT_SYMBOL_GPL(kvmppc_pr_ops); | |
47 | ||
3a167bea | 48 | |
bbf45ba5 HB |
49 | int kvm_arch_vcpu_runnable(struct kvm_vcpu *v) |
50 | { | |
9202e076 | 51 | return !!(v->arch.pending_exceptions) || |
dfd4d47e | 52 | v->requests; |
bbf45ba5 HB |
53 | } |
54 | ||
b6d33834 CD |
55 | int kvm_arch_vcpu_should_kick(struct kvm_vcpu *vcpu) |
56 | { | |
57 | return 1; | |
58 | } | |
59 | ||
03d25c5b AG |
60 | /* |
61 | * Common checks before entering the guest world. Call with interrupts | |
62 | * disabled. | |
63 | * | |
7ee78855 AG |
64 | * returns: |
65 | * | |
66 | * == 1 if we're ready to go into guest state | |
67 | * <= 0 if we need to go back to the host with return value | |
03d25c5b AG |
68 | */ |
69 | int kvmppc_prepare_to_enter(struct kvm_vcpu *vcpu) | |
70 | { | |
6c85f52b SW |
71 | int r; |
72 | ||
73 | WARN_ON(irqs_disabled()); | |
74 | hard_irq_disable(); | |
03d25c5b | 75 | |
03d25c5b AG |
76 | while (true) { |
77 | if (need_resched()) { | |
78 | local_irq_enable(); | |
79 | cond_resched(); | |
6c85f52b | 80 | hard_irq_disable(); |
03d25c5b AG |
81 | continue; |
82 | } | |
83 | ||
84 | if (signal_pending(current)) { | |
7ee78855 AG |
85 | kvmppc_account_exit(vcpu, SIGNAL_EXITS); |
86 | vcpu->run->exit_reason = KVM_EXIT_INTR; | |
87 | r = -EINTR; | |
03d25c5b AG |
88 | break; |
89 | } | |
90 | ||
5bd1cf11 SW |
91 | vcpu->mode = IN_GUEST_MODE; |
92 | ||
93 | /* | |
94 | * Reading vcpu->requests must happen after setting vcpu->mode, | |
95 | * so we don't miss a request because the requester sees | |
96 | * OUTSIDE_GUEST_MODE and assumes we'll be checking requests | |
97 | * before next entering the guest (and thus doesn't IPI). | |
98 | */ | |
03d25c5b | 99 | smp_mb(); |
5bd1cf11 | 100 | |
03d25c5b AG |
101 | if (vcpu->requests) { |
102 | /* Make sure we process requests preemptable */ | |
103 | local_irq_enable(); | |
104 | trace_kvm_check_requests(vcpu); | |
7c973a2e | 105 | r = kvmppc_core_check_requests(vcpu); |
6c85f52b | 106 | hard_irq_disable(); |
7c973a2e AG |
107 | if (r > 0) |
108 | continue; | |
109 | break; | |
03d25c5b AG |
110 | } |
111 | ||
112 | if (kvmppc_core_prepare_to_enter(vcpu)) { | |
113 | /* interrupts got enabled in between, so we | |
114 | are back at square 1 */ | |
115 | continue; | |
116 | } | |
117 | ||
3766a4c6 | 118 | kvm_guest_enter(); |
6c85f52b | 119 | return 1; |
03d25c5b AG |
120 | } |
121 | ||
6c85f52b SW |
122 | /* return to host */ |
123 | local_irq_enable(); | |
03d25c5b AG |
124 | return r; |
125 | } | |
2ba9f0d8 | 126 | EXPORT_SYMBOL_GPL(kvmppc_prepare_to_enter); |
03d25c5b | 127 | |
5deb8e7a AG |
128 | #if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE) |
129 | static void kvmppc_swab_shared(struct kvm_vcpu *vcpu) | |
130 | { | |
131 | struct kvm_vcpu_arch_shared *shared = vcpu->arch.shared; | |
132 | int i; | |
133 | ||
134 | shared->sprg0 = swab64(shared->sprg0); | |
135 | shared->sprg1 = swab64(shared->sprg1); | |
136 | shared->sprg2 = swab64(shared->sprg2); | |
137 | shared->sprg3 = swab64(shared->sprg3); | |
138 | shared->srr0 = swab64(shared->srr0); | |
139 | shared->srr1 = swab64(shared->srr1); | |
140 | shared->dar = swab64(shared->dar); | |
141 | shared->msr = swab64(shared->msr); | |
142 | shared->dsisr = swab32(shared->dsisr); | |
143 | shared->int_pending = swab32(shared->int_pending); | |
144 | for (i = 0; i < ARRAY_SIZE(shared->sr); i++) | |
145 | shared->sr[i] = swab32(shared->sr[i]); | |
146 | } | |
147 | #endif | |
148 | ||
2a342ed5 AG |
149 | int kvmppc_kvm_pv(struct kvm_vcpu *vcpu) |
150 | { | |
151 | int nr = kvmppc_get_gpr(vcpu, 11); | |
152 | int r; | |
153 | unsigned long __maybe_unused param1 = kvmppc_get_gpr(vcpu, 3); | |
154 | unsigned long __maybe_unused param2 = kvmppc_get_gpr(vcpu, 4); | |
155 | unsigned long __maybe_unused param3 = kvmppc_get_gpr(vcpu, 5); | |
156 | unsigned long __maybe_unused param4 = kvmppc_get_gpr(vcpu, 6); | |
157 | unsigned long r2 = 0; | |
158 | ||
5deb8e7a | 159 | if (!(kvmppc_get_msr(vcpu) & MSR_SF)) { |
2a342ed5 AG |
160 | /* 32 bit mode */ |
161 | param1 &= 0xffffffff; | |
162 | param2 &= 0xffffffff; | |
163 | param3 &= 0xffffffff; | |
164 | param4 &= 0xffffffff; | |
165 | } | |
166 | ||
167 | switch (nr) { | |
fdcf8bd7 | 168 | case KVM_HCALL_TOKEN(KVM_HC_PPC_MAP_MAGIC_PAGE): |
5fc87407 | 169 | { |
5deb8e7a AG |
170 | #if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE) |
171 | /* Book3S can be little endian, find it out here */ | |
172 | int shared_big_endian = true; | |
173 | if (vcpu->arch.intr_msr & MSR_LE) | |
174 | shared_big_endian = false; | |
175 | if (shared_big_endian != vcpu->arch.shared_big_endian) | |
176 | kvmppc_swab_shared(vcpu); | |
177 | vcpu->arch.shared_big_endian = shared_big_endian; | |
178 | #endif | |
179 | ||
f3383cf8 AG |
180 | if (!(param2 & MAGIC_PAGE_FLAG_NOT_MAPPED_NX)) { |
181 | /* | |
182 | * Older versions of the Linux magic page code had | |
183 | * a bug where they would map their trampoline code | |
184 | * NX. If that's the case, remove !PR NX capability. | |
185 | */ | |
186 | vcpu->arch.disable_kernel_nx = true; | |
187 | kvm_make_request(KVM_REQ_TLB_FLUSH, vcpu); | |
188 | } | |
189 | ||
190 | vcpu->arch.magic_page_pa = param1 & ~0xfffULL; | |
191 | vcpu->arch.magic_page_ea = param2 & ~0xfffULL; | |
5fc87407 | 192 | |
89b68c96 AG |
193 | #ifdef CONFIG_PPC_64K_PAGES |
194 | /* | |
195 | * Make sure our 4k magic page is in the same window of a 64k | |
196 | * page within the guest and within the host's page. | |
197 | */ | |
198 | if ((vcpu->arch.magic_page_pa & 0xf000) != | |
199 | ((ulong)vcpu->arch.shared & 0xf000)) { | |
200 | void *old_shared = vcpu->arch.shared; | |
201 | ulong shared = (ulong)vcpu->arch.shared; | |
202 | void *new_shared; | |
203 | ||
204 | shared &= PAGE_MASK; | |
205 | shared |= vcpu->arch.magic_page_pa & 0xf000; | |
206 | new_shared = (void*)shared; | |
207 | memcpy(new_shared, old_shared, 0x1000); | |
208 | vcpu->arch.shared = new_shared; | |
209 | } | |
210 | #endif | |
211 | ||
b5904972 | 212 | r2 = KVM_MAGIC_FEAT_SR | KVM_MAGIC_FEAT_MAS0_TO_SPRG7; |
7508e16c | 213 | |
fdcf8bd7 | 214 | r = EV_SUCCESS; |
5fc87407 AG |
215 | break; |
216 | } | |
fdcf8bd7 SY |
217 | case KVM_HCALL_TOKEN(KVM_HC_FEATURES): |
218 | r = EV_SUCCESS; | |
bf7ca4bd | 219 | #if defined(CONFIG_PPC_BOOK3S) || defined(CONFIG_KVM_E500V2) |
5fc87407 AG |
220 | r2 |= (1 << KVM_FEATURE_MAGIC_PAGE); |
221 | #endif | |
2a342ed5 AG |
222 | |
223 | /* Second return value is in r4 */ | |
2a342ed5 | 224 | break; |
9202e076 LYB |
225 | case EV_HCALL_TOKEN(EV_IDLE): |
226 | r = EV_SUCCESS; | |
227 | kvm_vcpu_block(vcpu); | |
228 | clear_bit(KVM_REQ_UNHALT, &vcpu->requests); | |
229 | break; | |
2a342ed5 | 230 | default: |
fdcf8bd7 | 231 | r = EV_UNIMPLEMENTED; |
2a342ed5 AG |
232 | break; |
233 | } | |
234 | ||
7508e16c AG |
235 | kvmppc_set_gpr(vcpu, 4, r2); |
236 | ||
2a342ed5 AG |
237 | return r; |
238 | } | |
2ba9f0d8 | 239 | EXPORT_SYMBOL_GPL(kvmppc_kvm_pv); |
bbf45ba5 | 240 | |
af8f38b3 AG |
241 | int kvmppc_sanity_check(struct kvm_vcpu *vcpu) |
242 | { | |
243 | int r = false; | |
244 | ||
245 | /* We have to know what CPU to virtualize */ | |
246 | if (!vcpu->arch.pvr) | |
247 | goto out; | |
248 | ||
249 | /* PAPR only works with book3s_64 */ | |
250 | if ((vcpu->arch.cpu_type != KVM_CPU_3S_64) && vcpu->arch.papr_enabled) | |
251 | goto out; | |
252 | ||
af8f38b3 | 253 | /* HV KVM can only do PAPR mode for now */ |
a78b55d1 | 254 | if (!vcpu->arch.papr_enabled && is_kvmppc_hv_enabled(vcpu->kvm)) |
af8f38b3 | 255 | goto out; |
af8f38b3 | 256 | |
d30f6e48 SW |
257 | #ifdef CONFIG_KVM_BOOKE_HV |
258 | if (!cpu_has_feature(CPU_FTR_EMB_HV)) | |
259 | goto out; | |
260 | #endif | |
261 | ||
af8f38b3 AG |
262 | r = true; |
263 | ||
264 | out: | |
265 | vcpu->arch.sane = r; | |
266 | return r ? 0 : -EINVAL; | |
267 | } | |
2ba9f0d8 | 268 | EXPORT_SYMBOL_GPL(kvmppc_sanity_check); |
af8f38b3 | 269 | |
bbf45ba5 HB |
270 | int kvmppc_emulate_mmio(struct kvm_run *run, struct kvm_vcpu *vcpu) |
271 | { | |
272 | enum emulation_result er; | |
273 | int r; | |
274 | ||
275 | er = kvmppc_emulate_instruction(run, vcpu); | |
276 | switch (er) { | |
277 | case EMULATE_DONE: | |
278 | /* Future optimization: only reload non-volatiles if they were | |
279 | * actually modified. */ | |
280 | r = RESUME_GUEST_NV; | |
281 | break; | |
51f04726 MC |
282 | case EMULATE_AGAIN: |
283 | r = RESUME_GUEST; | |
284 | break; | |
bbf45ba5 HB |
285 | case EMULATE_DO_MMIO: |
286 | run->exit_reason = KVM_EXIT_MMIO; | |
287 | /* We must reload nonvolatiles because "update" load/store | |
288 | * instructions modify register state. */ | |
289 | /* Future optimization: only reload non-volatiles if they were | |
290 | * actually modified. */ | |
291 | r = RESUME_HOST_NV; | |
292 | break; | |
293 | case EMULATE_FAIL: | |
51f04726 MC |
294 | { |
295 | u32 last_inst; | |
296 | ||
297 | kvmppc_get_last_inst(vcpu, false, &last_inst); | |
bbf45ba5 | 298 | /* XXX Deliver Program interrupt to guest. */ |
51f04726 | 299 | pr_emerg("%s: emulation failed (%08x)\n", __func__, last_inst); |
bbf45ba5 HB |
300 | r = RESUME_HOST; |
301 | break; | |
51f04726 | 302 | } |
bbf45ba5 | 303 | default: |
5a33169e AG |
304 | WARN_ON(1); |
305 | r = RESUME_GUEST; | |
bbf45ba5 HB |
306 | } |
307 | ||
308 | return r; | |
309 | } | |
2ba9f0d8 | 310 | EXPORT_SYMBOL_GPL(kvmppc_emulate_mmio); |
bbf45ba5 | 311 | |
35c4a733 AG |
312 | static hva_t kvmppc_pte_to_hva(struct kvm_vcpu *vcpu, struct kvmppc_pte *pte) |
313 | { | |
314 | hva_t hpage; | |
315 | ||
316 | hpage = gfn_to_hva(vcpu->kvm, pte->raddr >> PAGE_SHIFT); | |
317 | if (kvm_is_error_hva(hpage)) | |
318 | goto err; | |
319 | ||
320 | return hpage | (pte->raddr & ~PAGE_MASK); | |
321 | err: | |
9897e88a | 322 | return KVM_HVA_ERR_BAD; |
35c4a733 AG |
323 | } |
324 | ||
325 | int kvmppc_st(struct kvm_vcpu *vcpu, ulong *eaddr, int size, void *ptr, | |
326 | bool data) | |
327 | { | |
328 | struct kvmppc_pte pte; | |
329 | int r; | |
330 | ||
331 | vcpu->stat.st++; | |
332 | ||
333 | r = kvmppc_xlate(vcpu, *eaddr, data ? XLATE_DATA : XLATE_INST, | |
334 | XLATE_WRITE, &pte); | |
335 | if (r < 0) | |
336 | return r; | |
337 | ||
338 | *eaddr = pte.raddr; | |
339 | ||
340 | if (!pte.may_write) | |
341 | return -EPERM; | |
342 | ||
343 | if (kvm_write_guest(vcpu->kvm, pte.raddr, ptr, size)) | |
344 | return EMULATE_DO_MMIO; | |
345 | ||
346 | return EMULATE_DONE; | |
347 | } | |
348 | EXPORT_SYMBOL_GPL(kvmppc_st); | |
349 | ||
350 | int kvmppc_ld(struct kvm_vcpu *vcpu, ulong *eaddr, int size, void *ptr, | |
351 | bool data) | |
352 | { | |
353 | struct kvmppc_pte pte; | |
354 | hva_t hva = *eaddr; | |
355 | int rc; | |
356 | ||
357 | vcpu->stat.ld++; | |
358 | ||
359 | rc = kvmppc_xlate(vcpu, *eaddr, data ? XLATE_DATA : XLATE_INST, | |
360 | XLATE_READ, &pte); | |
361 | if (rc) | |
362 | return rc; | |
363 | ||
364 | *eaddr = pte.raddr; | |
365 | ||
366 | if (!pte.may_read) | |
367 | return -EPERM; | |
368 | ||
369 | if (!data && !pte.may_execute) | |
370 | return -ENOEXEC; | |
371 | ||
372 | hva = kvmppc_pte_to_hva(vcpu, &pte); | |
373 | if (kvm_is_error_hva(hva)) | |
374 | goto mmio; | |
375 | ||
376 | if (copy_from_user(ptr, (void __user *)hva, size)) { | |
377 | printk(KERN_INFO "kvmppc_ld at 0x%lx failed\n", hva); | |
378 | goto mmio; | |
379 | } | |
380 | ||
381 | return EMULATE_DONE; | |
382 | ||
383 | mmio: | |
384 | return EMULATE_DO_MMIO; | |
385 | } | |
386 | EXPORT_SYMBOL_GPL(kvmppc_ld); | |
387 | ||
10474ae8 | 388 | int kvm_arch_hardware_enable(void *garbage) |
bbf45ba5 | 389 | { |
10474ae8 | 390 | return 0; |
bbf45ba5 HB |
391 | } |
392 | ||
393 | void kvm_arch_hardware_disable(void *garbage) | |
394 | { | |
395 | } | |
396 | ||
397 | int kvm_arch_hardware_setup(void) | |
398 | { | |
399 | return 0; | |
400 | } | |
401 | ||
402 | void kvm_arch_hardware_unsetup(void) | |
403 | { | |
404 | } | |
405 | ||
406 | void kvm_arch_check_processor_compat(void *rtn) | |
407 | { | |
9dd921cf | 408 | *(int *)rtn = kvmppc_core_check_processor_compat(); |
bbf45ba5 HB |
409 | } |
410 | ||
e08b9637 | 411 | int kvm_arch_init_vm(struct kvm *kvm, unsigned long type) |
bbf45ba5 | 412 | { |
cbbc58d4 AK |
413 | struct kvmppc_ops *kvm_ops = NULL; |
414 | /* | |
415 | * if we have both HV and PR enabled, default is HV | |
416 | */ | |
417 | if (type == 0) { | |
418 | if (kvmppc_hv_ops) | |
419 | kvm_ops = kvmppc_hv_ops; | |
420 | else | |
421 | kvm_ops = kvmppc_pr_ops; | |
422 | if (!kvm_ops) | |
423 | goto err_out; | |
424 | } else if (type == KVM_VM_PPC_HV) { | |
425 | if (!kvmppc_hv_ops) | |
426 | goto err_out; | |
427 | kvm_ops = kvmppc_hv_ops; | |
428 | } else if (type == KVM_VM_PPC_PR) { | |
429 | if (!kvmppc_pr_ops) | |
430 | goto err_out; | |
431 | kvm_ops = kvmppc_pr_ops; | |
432 | } else | |
433 | goto err_out; | |
434 | ||
435 | if (kvm_ops->owner && !try_module_get(kvm_ops->owner)) | |
436 | return -ENOENT; | |
437 | ||
438 | kvm->arch.kvm_ops = kvm_ops; | |
f9e0554d | 439 | return kvmppc_core_init_vm(kvm); |
cbbc58d4 AK |
440 | err_out: |
441 | return -EINVAL; | |
bbf45ba5 HB |
442 | } |
443 | ||
d89f5eff | 444 | void kvm_arch_destroy_vm(struct kvm *kvm) |
bbf45ba5 HB |
445 | { |
446 | unsigned int i; | |
988a2cae | 447 | struct kvm_vcpu *vcpu; |
bbf45ba5 | 448 | |
988a2cae GN |
449 | kvm_for_each_vcpu(i, vcpu, kvm) |
450 | kvm_arch_vcpu_free(vcpu); | |
451 | ||
452 | mutex_lock(&kvm->lock); | |
453 | for (i = 0; i < atomic_read(&kvm->online_vcpus); i++) | |
454 | kvm->vcpus[i] = NULL; | |
455 | ||
456 | atomic_set(&kvm->online_vcpus, 0); | |
f9e0554d PM |
457 | |
458 | kvmppc_core_destroy_vm(kvm); | |
459 | ||
988a2cae | 460 | mutex_unlock(&kvm->lock); |
cbbc58d4 AK |
461 | |
462 | /* drop the module reference */ | |
463 | module_put(kvm->arch.kvm_ops->owner); | |
bbf45ba5 HB |
464 | } |
465 | ||
ad8ba2cd SY |
466 | void kvm_arch_sync_events(struct kvm *kvm) |
467 | { | |
468 | } | |
469 | ||
784aa3d7 | 470 | int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext) |
bbf45ba5 HB |
471 | { |
472 | int r; | |
7a58777a | 473 | /* Assume we're using HV mode when the HV module is loaded */ |
cbbc58d4 | 474 | int hv_enabled = kvmppc_hv_ops ? 1 : 0; |
bbf45ba5 | 475 | |
7a58777a AG |
476 | if (kvm) { |
477 | /* | |
478 | * Hooray - we know which VM type we're running on. Depend on | |
479 | * that rather than the guess above. | |
480 | */ | |
481 | hv_enabled = is_kvmppc_hv_enabled(kvm); | |
482 | } | |
483 | ||
bbf45ba5 | 484 | switch (ext) { |
5ce941ee SW |
485 | #ifdef CONFIG_BOOKE |
486 | case KVM_CAP_PPC_BOOKE_SREGS: | |
f61c94bb | 487 | case KVM_CAP_PPC_BOOKE_WATCHDOG: |
1c810636 | 488 | case KVM_CAP_PPC_EPR: |
5ce941ee | 489 | #else |
e15a1137 | 490 | case KVM_CAP_PPC_SEGSTATE: |
1022fc3d | 491 | case KVM_CAP_PPC_HIOR: |
930b412a | 492 | case KVM_CAP_PPC_PAPR: |
5ce941ee | 493 | #endif |
18978768 | 494 | case KVM_CAP_PPC_UNSET_IRQ: |
7b4203e8 | 495 | case KVM_CAP_PPC_IRQ_LEVEL: |
71fbfd5f | 496 | case KVM_CAP_ENABLE_CAP: |
699a0ea0 | 497 | case KVM_CAP_ENABLE_CAP_VM: |
e24ed81f | 498 | case KVM_CAP_ONE_REG: |
0e673fb6 | 499 | case KVM_CAP_IOEVENTFD: |
5df554ad | 500 | case KVM_CAP_DEVICE_CTRL: |
de56a948 PM |
501 | r = 1; |
502 | break; | |
de56a948 | 503 | case KVM_CAP_PPC_PAIRED_SINGLES: |
ad0a048b | 504 | case KVM_CAP_PPC_OSI: |
15711e9c | 505 | case KVM_CAP_PPC_GET_PVINFO: |
bf7ca4bd | 506 | #if defined(CONFIG_KVM_E500V2) || defined(CONFIG_KVM_E500MC) |
dc83b8bc | 507 | case KVM_CAP_SW_TLB: |
eb1e4f43 | 508 | #endif |
699cc876 | 509 | /* We support this only for PR */ |
cbbc58d4 | 510 | r = !hv_enabled; |
e15a1137 | 511 | break; |
699cc876 | 512 | #ifdef CONFIG_KVM_MMIO |
588968b6 LV |
513 | case KVM_CAP_COALESCED_MMIO: |
514 | r = KVM_COALESCED_MMIO_PAGE_OFFSET; | |
515 | break; | |
54738c09 | 516 | #endif |
699cc876 AK |
517 | #ifdef CONFIG_KVM_MPIC |
518 | case KVM_CAP_IRQ_MPIC: | |
519 | r = 1; | |
520 | break; | |
521 | #endif | |
522 | ||
f31e65e1 | 523 | #ifdef CONFIG_PPC_BOOK3S_64 |
54738c09 | 524 | case KVM_CAP_SPAPR_TCE: |
32fad281 | 525 | case KVM_CAP_PPC_ALLOC_HTAB: |
8e591cb7 | 526 | case KVM_CAP_PPC_RTAS: |
f2e91042 | 527 | case KVM_CAP_PPC_FIXUP_HCALL: |
699a0ea0 | 528 | case KVM_CAP_PPC_ENABLE_HCALL: |
5975a2e0 PM |
529 | #ifdef CONFIG_KVM_XICS |
530 | case KVM_CAP_IRQ_XICS: | |
531 | #endif | |
54738c09 DG |
532 | r = 1; |
533 | break; | |
f31e65e1 | 534 | #endif /* CONFIG_PPC_BOOK3S_64 */ |
699cc876 | 535 | #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE |
371fefd6 | 536 | case KVM_CAP_PPC_SMT: |
cbbc58d4 | 537 | if (hv_enabled) |
3102f784 | 538 | r = threads_per_subcore; |
699cc876 AK |
539 | else |
540 | r = 0; | |
371fefd6 | 541 | break; |
aa04b4cc | 542 | case KVM_CAP_PPC_RMA: |
cbbc58d4 | 543 | r = hv_enabled; |
9e368f29 | 544 | /* PPC970 requires an RMA */ |
699cc876 | 545 | if (r && cpu_has_feature(CPU_FTR_ARCH_201)) |
9e368f29 | 546 | r = 2; |
aa04b4cc | 547 | break; |
f4800b1f | 548 | #endif |
342d3db7 | 549 | case KVM_CAP_SYNC_MMU: |
699cc876 | 550 | #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE |
cbbc58d4 | 551 | if (hv_enabled) |
699cc876 AK |
552 | r = cpu_has_feature(CPU_FTR_ARCH_206) ? 1 : 0; |
553 | else | |
554 | r = 0; | |
f4800b1f AG |
555 | #elif defined(KVM_ARCH_WANT_MMU_NOTIFIER) |
556 | r = 1; | |
557 | #else | |
558 | r = 0; | |
a2932923 | 559 | #endif |
699cc876 AK |
560 | break; |
561 | #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE | |
a2932923 | 562 | case KVM_CAP_PPC_HTAB_FD: |
cbbc58d4 | 563 | r = hv_enabled; |
a2932923 | 564 | break; |
de56a948 | 565 | #endif |
b5434032 ME |
566 | case KVM_CAP_NR_VCPUS: |
567 | /* | |
568 | * Recommending a number of CPUs is somewhat arbitrary; we | |
569 | * return the number of present CPUs for -HV (since a host | |
570 | * will have secondary threads "offline"), and for other KVM | |
571 | * implementations just count online CPUs. | |
572 | */ | |
cbbc58d4 | 573 | if (hv_enabled) |
699cc876 AK |
574 | r = num_present_cpus(); |
575 | else | |
576 | r = num_online_cpus(); | |
b5434032 ME |
577 | break; |
578 | case KVM_CAP_MAX_VCPUS: | |
579 | r = KVM_MAX_VCPUS; | |
580 | break; | |
5b74716e BH |
581 | #ifdef CONFIG_PPC_BOOK3S_64 |
582 | case KVM_CAP_PPC_GET_SMMU_INFO: | |
583 | r = 1; | |
584 | break; | |
585 | #endif | |
bbf45ba5 HB |
586 | default: |
587 | r = 0; | |
588 | break; | |
589 | } | |
590 | return r; | |
591 | ||
592 | } | |
593 | ||
594 | long kvm_arch_dev_ioctl(struct file *filp, | |
595 | unsigned int ioctl, unsigned long arg) | |
596 | { | |
597 | return -EINVAL; | |
598 | } | |
599 | ||
5587027c | 600 | void kvm_arch_free_memslot(struct kvm *kvm, struct kvm_memory_slot *free, |
db3fe4eb TY |
601 | struct kvm_memory_slot *dont) |
602 | { | |
5587027c | 603 | kvmppc_core_free_memslot(kvm, free, dont); |
db3fe4eb TY |
604 | } |
605 | ||
5587027c AK |
606 | int kvm_arch_create_memslot(struct kvm *kvm, struct kvm_memory_slot *slot, |
607 | unsigned long npages) | |
db3fe4eb | 608 | { |
5587027c | 609 | return kvmppc_core_create_memslot(kvm, slot, npages); |
db3fe4eb TY |
610 | } |
611 | ||
e59dbe09 TY |
612 | void kvm_arch_memslots_updated(struct kvm *kvm) |
613 | { | |
614 | } | |
615 | ||
f7784b8e | 616 | int kvm_arch_prepare_memory_region(struct kvm *kvm, |
462fce46 | 617 | struct kvm_memory_slot *memslot, |
7b6195a9 TY |
618 | struct kvm_userspace_memory_region *mem, |
619 | enum kvm_mr_change change) | |
bbf45ba5 | 620 | { |
a66b48c3 | 621 | return kvmppc_core_prepare_memory_region(kvm, memslot, mem); |
bbf45ba5 HB |
622 | } |
623 | ||
f7784b8e | 624 | void kvm_arch_commit_memory_region(struct kvm *kvm, |
462fce46 | 625 | struct kvm_userspace_memory_region *mem, |
8482644a TY |
626 | const struct kvm_memory_slot *old, |
627 | enum kvm_mr_change change) | |
f7784b8e | 628 | { |
dfe49dbd | 629 | kvmppc_core_commit_memory_region(kvm, mem, old); |
f7784b8e MT |
630 | } |
631 | ||
2df72e9b MT |
632 | void kvm_arch_flush_shadow_all(struct kvm *kvm) |
633 | { | |
634 | } | |
f7784b8e | 635 | |
2df72e9b MT |
636 | void kvm_arch_flush_shadow_memslot(struct kvm *kvm, |
637 | struct kvm_memory_slot *slot) | |
34d4cb8f | 638 | { |
dfe49dbd | 639 | kvmppc_core_flush_memslot(kvm, slot); |
34d4cb8f MT |
640 | } |
641 | ||
bbf45ba5 HB |
642 | struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm, unsigned int id) |
643 | { | |
73e75b41 HB |
644 | struct kvm_vcpu *vcpu; |
645 | vcpu = kvmppc_core_vcpu_create(kvm, id); | |
03cdab53 ME |
646 | if (!IS_ERR(vcpu)) { |
647 | vcpu->arch.wqp = &vcpu->wq; | |
06056bfb | 648 | kvmppc_create_vcpu_debugfs(vcpu, id); |
03cdab53 | 649 | } |
73e75b41 | 650 | return vcpu; |
bbf45ba5 HB |
651 | } |
652 | ||
42897d86 MT |
653 | int kvm_arch_vcpu_postcreate(struct kvm_vcpu *vcpu) |
654 | { | |
655 | return 0; | |
656 | } | |
657 | ||
bbf45ba5 HB |
658 | void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu) |
659 | { | |
a595405d AG |
660 | /* Make sure we're not using the vcpu anymore */ |
661 | hrtimer_cancel(&vcpu->arch.dec_timer); | |
662 | tasklet_kill(&vcpu->arch.tasklet); | |
663 | ||
73e75b41 | 664 | kvmppc_remove_vcpu_debugfs(vcpu); |
eb1e4f43 SW |
665 | |
666 | switch (vcpu->arch.irq_type) { | |
667 | case KVMPPC_IRQ_MPIC: | |
668 | kvmppc_mpic_disconnect_vcpu(vcpu->arch.mpic, vcpu); | |
669 | break; | |
bc5ad3f3 BH |
670 | case KVMPPC_IRQ_XICS: |
671 | kvmppc_xics_free_icp(vcpu); | |
672 | break; | |
eb1e4f43 SW |
673 | } |
674 | ||
db93f574 | 675 | kvmppc_core_vcpu_free(vcpu); |
bbf45ba5 HB |
676 | } |
677 | ||
678 | void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu) | |
679 | { | |
680 | kvm_arch_vcpu_free(vcpu); | |
681 | } | |
682 | ||
683 | int kvm_cpu_has_pending_timer(struct kvm_vcpu *vcpu) | |
684 | { | |
9dd921cf | 685 | return kvmppc_core_pending_dec(vcpu); |
bbf45ba5 HB |
686 | } |
687 | ||
544c6761 AG |
688 | /* |
689 | * low level hrtimer wake routine. Because this runs in hardirq context | |
690 | * we schedule a tasklet to do the real work. | |
691 | */ | |
692 | enum hrtimer_restart kvmppc_decrementer_wakeup(struct hrtimer *timer) | |
693 | { | |
694 | struct kvm_vcpu *vcpu; | |
695 | ||
696 | vcpu = container_of(timer, struct kvm_vcpu, arch.dec_timer); | |
697 | tasklet_schedule(&vcpu->arch.tasklet); | |
698 | ||
699 | return HRTIMER_NORESTART; | |
700 | } | |
701 | ||
bbf45ba5 HB |
702 | int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu) |
703 | { | |
f61c94bb BB |
704 | int ret; |
705 | ||
544c6761 AG |
706 | hrtimer_init(&vcpu->arch.dec_timer, CLOCK_REALTIME, HRTIMER_MODE_ABS); |
707 | tasklet_init(&vcpu->arch.tasklet, kvmppc_decrementer_func, (ulong)vcpu); | |
708 | vcpu->arch.dec_timer.function = kvmppc_decrementer_wakeup; | |
de56a948 | 709 | vcpu->arch.dec_expires = ~(u64)0; |
bbf45ba5 | 710 | |
09000adb BB |
711 | #ifdef CONFIG_KVM_EXIT_TIMING |
712 | mutex_init(&vcpu->arch.exit_timing_lock); | |
713 | #endif | |
f61c94bb BB |
714 | ret = kvmppc_subarch_vcpu_init(vcpu); |
715 | return ret; | |
bbf45ba5 HB |
716 | } |
717 | ||
718 | void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu) | |
719 | { | |
ecc0981f | 720 | kvmppc_mmu_destroy(vcpu); |
f61c94bb | 721 | kvmppc_subarch_vcpu_uninit(vcpu); |
bbf45ba5 HB |
722 | } |
723 | ||
724 | void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu) | |
725 | { | |
eab17672 SW |
726 | #ifdef CONFIG_BOOKE |
727 | /* | |
728 | * vrsave (formerly usprg0) isn't used by Linux, but may | |
729 | * be used by the guest. | |
730 | * | |
731 | * On non-booke this is associated with Altivec and | |
732 | * is handled by code in book3s.c. | |
733 | */ | |
734 | mtspr(SPRN_VRSAVE, vcpu->arch.vrsave); | |
735 | #endif | |
9dd921cf | 736 | kvmppc_core_vcpu_load(vcpu, cpu); |
bbf45ba5 HB |
737 | } |
738 | ||
739 | void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu) | |
740 | { | |
9dd921cf | 741 | kvmppc_core_vcpu_put(vcpu); |
eab17672 SW |
742 | #ifdef CONFIG_BOOKE |
743 | vcpu->arch.vrsave = mfspr(SPRN_VRSAVE); | |
744 | #endif | |
bbf45ba5 HB |
745 | } |
746 | ||
bbf45ba5 HB |
747 | static void kvmppc_complete_dcr_load(struct kvm_vcpu *vcpu, |
748 | struct kvm_run *run) | |
749 | { | |
8e5b26b5 | 750 | kvmppc_set_gpr(vcpu, vcpu->arch.io_gpr, run->dcr.data); |
bbf45ba5 HB |
751 | } |
752 | ||
753 | static void kvmppc_complete_mmio_load(struct kvm_vcpu *vcpu, | |
754 | struct kvm_run *run) | |
755 | { | |
69b61833 | 756 | u64 uninitialized_var(gpr); |
bbf45ba5 | 757 | |
8e5b26b5 | 758 | if (run->mmio.len > sizeof(gpr)) { |
bbf45ba5 HB |
759 | printk(KERN_ERR "bad MMIO length: %d\n", run->mmio.len); |
760 | return; | |
761 | } | |
762 | ||
763 | if (vcpu->arch.mmio_is_bigendian) { | |
764 | switch (run->mmio.len) { | |
b104d066 | 765 | case 8: gpr = *(u64 *)run->mmio.data; break; |
8e5b26b5 AG |
766 | case 4: gpr = *(u32 *)run->mmio.data; break; |
767 | case 2: gpr = *(u16 *)run->mmio.data; break; | |
768 | case 1: gpr = *(u8 *)run->mmio.data; break; | |
bbf45ba5 HB |
769 | } |
770 | } else { | |
771 | /* Convert BE data from userland back to LE. */ | |
772 | switch (run->mmio.len) { | |
8e5b26b5 AG |
773 | case 4: gpr = ld_le32((u32 *)run->mmio.data); break; |
774 | case 2: gpr = ld_le16((u16 *)run->mmio.data); break; | |
775 | case 1: gpr = *(u8 *)run->mmio.data; break; | |
bbf45ba5 HB |
776 | } |
777 | } | |
8e5b26b5 | 778 | |
3587d534 AG |
779 | if (vcpu->arch.mmio_sign_extend) { |
780 | switch (run->mmio.len) { | |
781 | #ifdef CONFIG_PPC64 | |
782 | case 4: | |
783 | gpr = (s64)(s32)gpr; | |
784 | break; | |
785 | #endif | |
786 | case 2: | |
787 | gpr = (s64)(s16)gpr; | |
788 | break; | |
789 | case 1: | |
790 | gpr = (s64)(s8)gpr; | |
791 | break; | |
792 | } | |
793 | } | |
794 | ||
8e5b26b5 | 795 | kvmppc_set_gpr(vcpu, vcpu->arch.io_gpr, gpr); |
b104d066 | 796 | |
b3c5d3c2 AG |
797 | switch (vcpu->arch.io_gpr & KVM_MMIO_REG_EXT_MASK) { |
798 | case KVM_MMIO_REG_GPR: | |
b104d066 AG |
799 | kvmppc_set_gpr(vcpu, vcpu->arch.io_gpr, gpr); |
800 | break; | |
b3c5d3c2 | 801 | case KVM_MMIO_REG_FPR: |
efff1912 | 802 | VCPU_FPR(vcpu, vcpu->arch.io_gpr & KVM_MMIO_REG_MASK) = gpr; |
b104d066 | 803 | break; |
287d5611 | 804 | #ifdef CONFIG_PPC_BOOK3S |
b3c5d3c2 AG |
805 | case KVM_MMIO_REG_QPR: |
806 | vcpu->arch.qpr[vcpu->arch.io_gpr & KVM_MMIO_REG_MASK] = gpr; | |
b104d066 | 807 | break; |
b3c5d3c2 | 808 | case KVM_MMIO_REG_FQPR: |
efff1912 | 809 | VCPU_FPR(vcpu, vcpu->arch.io_gpr & KVM_MMIO_REG_MASK) = gpr; |
b3c5d3c2 | 810 | vcpu->arch.qpr[vcpu->arch.io_gpr & KVM_MMIO_REG_MASK] = gpr; |
b104d066 | 811 | break; |
287d5611 | 812 | #endif |
b104d066 AG |
813 | default: |
814 | BUG(); | |
815 | } | |
bbf45ba5 HB |
816 | } |
817 | ||
818 | int kvmppc_handle_load(struct kvm_run *run, struct kvm_vcpu *vcpu, | |
73601775 CLG |
819 | unsigned int rt, unsigned int bytes, |
820 | int is_default_endian) | |
bbf45ba5 | 821 | { |
ed840ee9 | 822 | int idx, ret; |
73601775 CLG |
823 | int is_bigendian; |
824 | ||
825 | if (kvmppc_need_byteswap(vcpu)) { | |
826 | /* Default endianness is "little endian". */ | |
827 | is_bigendian = !is_default_endian; | |
828 | } else { | |
829 | /* Default endianness is "big endian". */ | |
830 | is_bigendian = is_default_endian; | |
831 | } | |
ed840ee9 | 832 | |
bbf45ba5 HB |
833 | if (bytes > sizeof(run->mmio.data)) { |
834 | printk(KERN_ERR "%s: bad MMIO length: %d\n", __func__, | |
835 | run->mmio.len); | |
836 | } | |
837 | ||
838 | run->mmio.phys_addr = vcpu->arch.paddr_accessed; | |
839 | run->mmio.len = bytes; | |
840 | run->mmio.is_write = 0; | |
841 | ||
842 | vcpu->arch.io_gpr = rt; | |
843 | vcpu->arch.mmio_is_bigendian = is_bigendian; | |
844 | vcpu->mmio_needed = 1; | |
845 | vcpu->mmio_is_write = 0; | |
3587d534 | 846 | vcpu->arch.mmio_sign_extend = 0; |
bbf45ba5 | 847 | |
ed840ee9 SW |
848 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
849 | ||
850 | ret = kvm_io_bus_read(vcpu->kvm, KVM_MMIO_BUS, run->mmio.phys_addr, | |
851 | bytes, &run->mmio.data); | |
852 | ||
853 | srcu_read_unlock(&vcpu->kvm->srcu, idx); | |
854 | ||
855 | if (!ret) { | |
0e673fb6 AG |
856 | kvmppc_complete_mmio_load(vcpu, run); |
857 | vcpu->mmio_needed = 0; | |
858 | return EMULATE_DONE; | |
859 | } | |
860 | ||
bbf45ba5 HB |
861 | return EMULATE_DO_MMIO; |
862 | } | |
2ba9f0d8 | 863 | EXPORT_SYMBOL_GPL(kvmppc_handle_load); |
bbf45ba5 | 864 | |
3587d534 AG |
865 | /* Same as above, but sign extends */ |
866 | int kvmppc_handle_loads(struct kvm_run *run, struct kvm_vcpu *vcpu, | |
73601775 CLG |
867 | unsigned int rt, unsigned int bytes, |
868 | int is_default_endian) | |
3587d534 AG |
869 | { |
870 | int r; | |
871 | ||
3587d534 | 872 | vcpu->arch.mmio_sign_extend = 1; |
73601775 | 873 | r = kvmppc_handle_load(run, vcpu, rt, bytes, is_default_endian); |
3587d534 AG |
874 | |
875 | return r; | |
876 | } | |
877 | ||
bbf45ba5 | 878 | int kvmppc_handle_store(struct kvm_run *run, struct kvm_vcpu *vcpu, |
73601775 | 879 | u64 val, unsigned int bytes, int is_default_endian) |
bbf45ba5 HB |
880 | { |
881 | void *data = run->mmio.data; | |
ed840ee9 | 882 | int idx, ret; |
73601775 CLG |
883 | int is_bigendian; |
884 | ||
885 | if (kvmppc_need_byteswap(vcpu)) { | |
886 | /* Default endianness is "little endian". */ | |
887 | is_bigendian = !is_default_endian; | |
888 | } else { | |
889 | /* Default endianness is "big endian". */ | |
890 | is_bigendian = is_default_endian; | |
891 | } | |
bbf45ba5 HB |
892 | |
893 | if (bytes > sizeof(run->mmio.data)) { | |
894 | printk(KERN_ERR "%s: bad MMIO length: %d\n", __func__, | |
895 | run->mmio.len); | |
896 | } | |
897 | ||
898 | run->mmio.phys_addr = vcpu->arch.paddr_accessed; | |
899 | run->mmio.len = bytes; | |
900 | run->mmio.is_write = 1; | |
901 | vcpu->mmio_needed = 1; | |
902 | vcpu->mmio_is_write = 1; | |
903 | ||
904 | /* Store the value at the lowest bytes in 'data'. */ | |
905 | if (is_bigendian) { | |
906 | switch (bytes) { | |
b104d066 | 907 | case 8: *(u64 *)data = val; break; |
bbf45ba5 HB |
908 | case 4: *(u32 *)data = val; break; |
909 | case 2: *(u16 *)data = val; break; | |
910 | case 1: *(u8 *)data = val; break; | |
911 | } | |
912 | } else { | |
913 | /* Store LE value into 'data'. */ | |
914 | switch (bytes) { | |
915 | case 4: st_le32(data, val); break; | |
916 | case 2: st_le16(data, val); break; | |
917 | case 1: *(u8 *)data = val; break; | |
918 | } | |
919 | } | |
920 | ||
ed840ee9 SW |
921 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
922 | ||
923 | ret = kvm_io_bus_write(vcpu->kvm, KVM_MMIO_BUS, run->mmio.phys_addr, | |
924 | bytes, &run->mmio.data); | |
925 | ||
926 | srcu_read_unlock(&vcpu->kvm->srcu, idx); | |
927 | ||
928 | if (!ret) { | |
0e673fb6 AG |
929 | vcpu->mmio_needed = 0; |
930 | return EMULATE_DONE; | |
931 | } | |
932 | ||
bbf45ba5 HB |
933 | return EMULATE_DO_MMIO; |
934 | } | |
2ba9f0d8 | 935 | EXPORT_SYMBOL_GPL(kvmppc_handle_store); |
bbf45ba5 HB |
936 | |
937 | int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *run) | |
938 | { | |
939 | int r; | |
940 | sigset_t sigsaved; | |
941 | ||
942 | if (vcpu->sigset_active) | |
943 | sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved); | |
944 | ||
945 | if (vcpu->mmio_needed) { | |
946 | if (!vcpu->mmio_is_write) | |
947 | kvmppc_complete_mmio_load(vcpu, run); | |
948 | vcpu->mmio_needed = 0; | |
949 | } else if (vcpu->arch.dcr_needed) { | |
950 | if (!vcpu->arch.dcr_is_write) | |
951 | kvmppc_complete_dcr_load(vcpu, run); | |
952 | vcpu->arch.dcr_needed = 0; | |
ad0a048b AG |
953 | } else if (vcpu->arch.osi_needed) { |
954 | u64 *gprs = run->osi.gprs; | |
955 | int i; | |
956 | ||
957 | for (i = 0; i < 32; i++) | |
958 | kvmppc_set_gpr(vcpu, i, gprs[i]); | |
959 | vcpu->arch.osi_needed = 0; | |
de56a948 PM |
960 | } else if (vcpu->arch.hcall_needed) { |
961 | int i; | |
962 | ||
963 | kvmppc_set_gpr(vcpu, 3, run->papr_hcall.ret); | |
964 | for (i = 0; i < 9; ++i) | |
965 | kvmppc_set_gpr(vcpu, 4 + i, run->papr_hcall.args[i]); | |
966 | vcpu->arch.hcall_needed = 0; | |
1c810636 AG |
967 | #ifdef CONFIG_BOOKE |
968 | } else if (vcpu->arch.epr_needed) { | |
969 | kvmppc_set_epr(vcpu, run->epr.epr); | |
970 | vcpu->arch.epr_needed = 0; | |
971 | #endif | |
bbf45ba5 HB |
972 | } |
973 | ||
df6909e5 | 974 | r = kvmppc_vcpu_run(run, vcpu); |
bbf45ba5 HB |
975 | |
976 | if (vcpu->sigset_active) | |
977 | sigprocmask(SIG_SETMASK, &sigsaved, NULL); | |
978 | ||
979 | return r; | |
980 | } | |
981 | ||
982 | int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu, struct kvm_interrupt *irq) | |
983 | { | |
19ccb76a | 984 | if (irq->irq == KVM_INTERRUPT_UNSET) { |
4fe27d2a | 985 | kvmppc_core_dequeue_external(vcpu); |
19ccb76a PM |
986 | return 0; |
987 | } | |
988 | ||
989 | kvmppc_core_queue_external(vcpu, irq); | |
b6d33834 | 990 | |
dfd4d47e | 991 | kvm_vcpu_kick(vcpu); |
45c5eb67 | 992 | |
bbf45ba5 HB |
993 | return 0; |
994 | } | |
995 | ||
71fbfd5f AG |
996 | static int kvm_vcpu_ioctl_enable_cap(struct kvm_vcpu *vcpu, |
997 | struct kvm_enable_cap *cap) | |
998 | { | |
999 | int r; | |
1000 | ||
1001 | if (cap->flags) | |
1002 | return -EINVAL; | |
1003 | ||
1004 | switch (cap->cap) { | |
ad0a048b AG |
1005 | case KVM_CAP_PPC_OSI: |
1006 | r = 0; | |
1007 | vcpu->arch.osi_enabled = true; | |
1008 | break; | |
930b412a AG |
1009 | case KVM_CAP_PPC_PAPR: |
1010 | r = 0; | |
1011 | vcpu->arch.papr_enabled = true; | |
1012 | break; | |
1c810636 AG |
1013 | case KVM_CAP_PPC_EPR: |
1014 | r = 0; | |
5df554ad SW |
1015 | if (cap->args[0]) |
1016 | vcpu->arch.epr_flags |= KVMPPC_EPR_USER; | |
1017 | else | |
1018 | vcpu->arch.epr_flags &= ~KVMPPC_EPR_USER; | |
1c810636 | 1019 | break; |
f61c94bb BB |
1020 | #ifdef CONFIG_BOOKE |
1021 | case KVM_CAP_PPC_BOOKE_WATCHDOG: | |
1022 | r = 0; | |
1023 | vcpu->arch.watchdog_enabled = true; | |
1024 | break; | |
1025 | #endif | |
bf7ca4bd | 1026 | #if defined(CONFIG_KVM_E500V2) || defined(CONFIG_KVM_E500MC) |
dc83b8bc SW |
1027 | case KVM_CAP_SW_TLB: { |
1028 | struct kvm_config_tlb cfg; | |
1029 | void __user *user_ptr = (void __user *)(uintptr_t)cap->args[0]; | |
1030 | ||
1031 | r = -EFAULT; | |
1032 | if (copy_from_user(&cfg, user_ptr, sizeof(cfg))) | |
1033 | break; | |
1034 | ||
1035 | r = kvm_vcpu_ioctl_config_tlb(vcpu, &cfg); | |
1036 | break; | |
eb1e4f43 SW |
1037 | } |
1038 | #endif | |
1039 | #ifdef CONFIG_KVM_MPIC | |
1040 | case KVM_CAP_IRQ_MPIC: { | |
70abaded | 1041 | struct fd f; |
eb1e4f43 SW |
1042 | struct kvm_device *dev; |
1043 | ||
1044 | r = -EBADF; | |
70abaded AV |
1045 | f = fdget(cap->args[0]); |
1046 | if (!f.file) | |
eb1e4f43 SW |
1047 | break; |
1048 | ||
1049 | r = -EPERM; | |
70abaded | 1050 | dev = kvm_device_from_filp(f.file); |
eb1e4f43 SW |
1051 | if (dev) |
1052 | r = kvmppc_mpic_connect_vcpu(dev, vcpu, cap->args[1]); | |
1053 | ||
70abaded | 1054 | fdput(f); |
eb1e4f43 | 1055 | break; |
dc83b8bc SW |
1056 | } |
1057 | #endif | |
5975a2e0 PM |
1058 | #ifdef CONFIG_KVM_XICS |
1059 | case KVM_CAP_IRQ_XICS: { | |
70abaded | 1060 | struct fd f; |
5975a2e0 PM |
1061 | struct kvm_device *dev; |
1062 | ||
1063 | r = -EBADF; | |
70abaded AV |
1064 | f = fdget(cap->args[0]); |
1065 | if (!f.file) | |
5975a2e0 PM |
1066 | break; |
1067 | ||
1068 | r = -EPERM; | |
70abaded | 1069 | dev = kvm_device_from_filp(f.file); |
5975a2e0 PM |
1070 | if (dev) |
1071 | r = kvmppc_xics_connect_vcpu(dev, vcpu, cap->args[1]); | |
1072 | ||
70abaded | 1073 | fdput(f); |
5975a2e0 PM |
1074 | break; |
1075 | } | |
1076 | #endif /* CONFIG_KVM_XICS */ | |
71fbfd5f AG |
1077 | default: |
1078 | r = -EINVAL; | |
1079 | break; | |
1080 | } | |
1081 | ||
af8f38b3 AG |
1082 | if (!r) |
1083 | r = kvmppc_sanity_check(vcpu); | |
1084 | ||
71fbfd5f AG |
1085 | return r; |
1086 | } | |
1087 | ||
bbf45ba5 HB |
1088 | int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu, |
1089 | struct kvm_mp_state *mp_state) | |
1090 | { | |
1091 | return -EINVAL; | |
1092 | } | |
1093 | ||
1094 | int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu, | |
1095 | struct kvm_mp_state *mp_state) | |
1096 | { | |
1097 | return -EINVAL; | |
1098 | } | |
1099 | ||
1100 | long kvm_arch_vcpu_ioctl(struct file *filp, | |
1101 | unsigned int ioctl, unsigned long arg) | |
1102 | { | |
1103 | struct kvm_vcpu *vcpu = filp->private_data; | |
1104 | void __user *argp = (void __user *)arg; | |
1105 | long r; | |
1106 | ||
93736624 AK |
1107 | switch (ioctl) { |
1108 | case KVM_INTERRUPT: { | |
bbf45ba5 HB |
1109 | struct kvm_interrupt irq; |
1110 | r = -EFAULT; | |
1111 | if (copy_from_user(&irq, argp, sizeof(irq))) | |
93736624 | 1112 | goto out; |
bbf45ba5 | 1113 | r = kvm_vcpu_ioctl_interrupt(vcpu, &irq); |
93736624 | 1114 | goto out; |
bbf45ba5 | 1115 | } |
19483d14 | 1116 | |
71fbfd5f AG |
1117 | case KVM_ENABLE_CAP: |
1118 | { | |
1119 | struct kvm_enable_cap cap; | |
1120 | r = -EFAULT; | |
1121 | if (copy_from_user(&cap, argp, sizeof(cap))) | |
1122 | goto out; | |
1123 | r = kvm_vcpu_ioctl_enable_cap(vcpu, &cap); | |
1124 | break; | |
1125 | } | |
dc83b8bc | 1126 | |
e24ed81f AG |
1127 | case KVM_SET_ONE_REG: |
1128 | case KVM_GET_ONE_REG: | |
1129 | { | |
1130 | struct kvm_one_reg reg; | |
1131 | r = -EFAULT; | |
1132 | if (copy_from_user(®, argp, sizeof(reg))) | |
1133 | goto out; | |
1134 | if (ioctl == KVM_SET_ONE_REG) | |
1135 | r = kvm_vcpu_ioctl_set_one_reg(vcpu, ®); | |
1136 | else | |
1137 | r = kvm_vcpu_ioctl_get_one_reg(vcpu, ®); | |
1138 | break; | |
1139 | } | |
1140 | ||
bf7ca4bd | 1141 | #if defined(CONFIG_KVM_E500V2) || defined(CONFIG_KVM_E500MC) |
dc83b8bc SW |
1142 | case KVM_DIRTY_TLB: { |
1143 | struct kvm_dirty_tlb dirty; | |
1144 | r = -EFAULT; | |
1145 | if (copy_from_user(&dirty, argp, sizeof(dirty))) | |
1146 | goto out; | |
1147 | r = kvm_vcpu_ioctl_dirty_tlb(vcpu, &dirty); | |
1148 | break; | |
1149 | } | |
1150 | #endif | |
bbf45ba5 HB |
1151 | default: |
1152 | r = -EINVAL; | |
1153 | } | |
1154 | ||
1155 | out: | |
1156 | return r; | |
1157 | } | |
1158 | ||
5b1c1493 CO |
1159 | int kvm_arch_vcpu_fault(struct kvm_vcpu *vcpu, struct vm_fault *vmf) |
1160 | { | |
1161 | return VM_FAULT_SIGBUS; | |
1162 | } | |
1163 | ||
15711e9c AG |
1164 | static int kvm_vm_ioctl_get_pvinfo(struct kvm_ppc_pvinfo *pvinfo) |
1165 | { | |
784bafac SY |
1166 | u32 inst_nop = 0x60000000; |
1167 | #ifdef CONFIG_KVM_BOOKE_HV | |
1168 | u32 inst_sc1 = 0x44000022; | |
2743103f AG |
1169 | pvinfo->hcall[0] = cpu_to_be32(inst_sc1); |
1170 | pvinfo->hcall[1] = cpu_to_be32(inst_nop); | |
1171 | pvinfo->hcall[2] = cpu_to_be32(inst_nop); | |
1172 | pvinfo->hcall[3] = cpu_to_be32(inst_nop); | |
784bafac | 1173 | #else |
15711e9c AG |
1174 | u32 inst_lis = 0x3c000000; |
1175 | u32 inst_ori = 0x60000000; | |
15711e9c AG |
1176 | u32 inst_sc = 0x44000002; |
1177 | u32 inst_imm_mask = 0xffff; | |
1178 | ||
1179 | /* | |
1180 | * The hypercall to get into KVM from within guest context is as | |
1181 | * follows: | |
1182 | * | |
1183 | * lis r0, r0, KVM_SC_MAGIC_R0@h | |
1184 | * ori r0, KVM_SC_MAGIC_R0@l | |
1185 | * sc | |
1186 | * nop | |
1187 | */ | |
2743103f AG |
1188 | pvinfo->hcall[0] = cpu_to_be32(inst_lis | ((KVM_SC_MAGIC_R0 >> 16) & inst_imm_mask)); |
1189 | pvinfo->hcall[1] = cpu_to_be32(inst_ori | (KVM_SC_MAGIC_R0 & inst_imm_mask)); | |
1190 | pvinfo->hcall[2] = cpu_to_be32(inst_sc); | |
1191 | pvinfo->hcall[3] = cpu_to_be32(inst_nop); | |
784bafac | 1192 | #endif |
15711e9c | 1193 | |
9202e076 LYB |
1194 | pvinfo->flags = KVM_PPC_PVINFO_FLAGS_EV_IDLE; |
1195 | ||
15711e9c AG |
1196 | return 0; |
1197 | } | |
1198 | ||
5efdb4be AG |
1199 | int kvm_vm_ioctl_irq_line(struct kvm *kvm, struct kvm_irq_level *irq_event, |
1200 | bool line_status) | |
1201 | { | |
1202 | if (!irqchip_in_kernel(kvm)) | |
1203 | return -ENXIO; | |
1204 | ||
1205 | irq_event->status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID, | |
1206 | irq_event->irq, irq_event->level, | |
1207 | line_status); | |
1208 | return 0; | |
1209 | } | |
1210 | ||
699a0ea0 PM |
1211 | |
1212 | static int kvm_vm_ioctl_enable_cap(struct kvm *kvm, | |
1213 | struct kvm_enable_cap *cap) | |
1214 | { | |
1215 | int r; | |
1216 | ||
1217 | if (cap->flags) | |
1218 | return -EINVAL; | |
1219 | ||
1220 | switch (cap->cap) { | |
1221 | #ifdef CONFIG_KVM_BOOK3S_64_HANDLER | |
1222 | case KVM_CAP_PPC_ENABLE_HCALL: { | |
1223 | unsigned long hcall = cap->args[0]; | |
1224 | ||
1225 | r = -EINVAL; | |
1226 | if (hcall > MAX_HCALL_OPCODE || (hcall & 3) || | |
1227 | cap->args[1] > 1) | |
1228 | break; | |
ae2113a4 PM |
1229 | if (!kvmppc_book3s_hcall_implemented(kvm, hcall)) |
1230 | break; | |
699a0ea0 PM |
1231 | if (cap->args[1]) |
1232 | set_bit(hcall / 4, kvm->arch.enabled_hcalls); | |
1233 | else | |
1234 | clear_bit(hcall / 4, kvm->arch.enabled_hcalls); | |
1235 | r = 0; | |
1236 | break; | |
1237 | } | |
1238 | #endif | |
1239 | default: | |
1240 | r = -EINVAL; | |
1241 | break; | |
1242 | } | |
1243 | ||
1244 | return r; | |
1245 | } | |
1246 | ||
bbf45ba5 HB |
1247 | long kvm_arch_vm_ioctl(struct file *filp, |
1248 | unsigned int ioctl, unsigned long arg) | |
1249 | { | |
5df554ad | 1250 | struct kvm *kvm __maybe_unused = filp->private_data; |
15711e9c | 1251 | void __user *argp = (void __user *)arg; |
bbf45ba5 HB |
1252 | long r; |
1253 | ||
1254 | switch (ioctl) { | |
15711e9c AG |
1255 | case KVM_PPC_GET_PVINFO: { |
1256 | struct kvm_ppc_pvinfo pvinfo; | |
d8cdddcd | 1257 | memset(&pvinfo, 0, sizeof(pvinfo)); |
15711e9c AG |
1258 | r = kvm_vm_ioctl_get_pvinfo(&pvinfo); |
1259 | if (copy_to_user(argp, &pvinfo, sizeof(pvinfo))) { | |
1260 | r = -EFAULT; | |
1261 | goto out; | |
1262 | } | |
1263 | ||
1264 | break; | |
1265 | } | |
699a0ea0 PM |
1266 | case KVM_ENABLE_CAP: |
1267 | { | |
1268 | struct kvm_enable_cap cap; | |
1269 | r = -EFAULT; | |
1270 | if (copy_from_user(&cap, argp, sizeof(cap))) | |
1271 | goto out; | |
1272 | r = kvm_vm_ioctl_enable_cap(kvm, &cap); | |
1273 | break; | |
1274 | } | |
f31e65e1 | 1275 | #ifdef CONFIG_PPC_BOOK3S_64 |
54738c09 DG |
1276 | case KVM_CREATE_SPAPR_TCE: { |
1277 | struct kvm_create_spapr_tce create_tce; | |
54738c09 DG |
1278 | |
1279 | r = -EFAULT; | |
1280 | if (copy_from_user(&create_tce, argp, sizeof(create_tce))) | |
1281 | goto out; | |
1282 | r = kvm_vm_ioctl_create_spapr_tce(kvm, &create_tce); | |
1283 | goto out; | |
1284 | } | |
5b74716e | 1285 | case KVM_PPC_GET_SMMU_INFO: { |
5b74716e | 1286 | struct kvm_ppc_smmu_info info; |
cbbc58d4 | 1287 | struct kvm *kvm = filp->private_data; |
5b74716e BH |
1288 | |
1289 | memset(&info, 0, sizeof(info)); | |
cbbc58d4 | 1290 | r = kvm->arch.kvm_ops->get_smmu_info(kvm, &info); |
5b74716e BH |
1291 | if (r >= 0 && copy_to_user(argp, &info, sizeof(info))) |
1292 | r = -EFAULT; | |
1293 | break; | |
1294 | } | |
8e591cb7 ME |
1295 | case KVM_PPC_RTAS_DEFINE_TOKEN: { |
1296 | struct kvm *kvm = filp->private_data; | |
1297 | ||
1298 | r = kvm_vm_ioctl_rtas_define_token(kvm, argp); | |
1299 | break; | |
1300 | } | |
cbbc58d4 AK |
1301 | default: { |
1302 | struct kvm *kvm = filp->private_data; | |
1303 | r = kvm->arch.kvm_ops->arch_vm_ioctl(filp, ioctl, arg); | |
1304 | } | |
3a167bea | 1305 | #else /* CONFIG_PPC_BOOK3S_64 */ |
bbf45ba5 | 1306 | default: |
367e1319 | 1307 | r = -ENOTTY; |
3a167bea | 1308 | #endif |
bbf45ba5 | 1309 | } |
15711e9c | 1310 | out: |
bbf45ba5 HB |
1311 | return r; |
1312 | } | |
1313 | ||
043cc4d7 SW |
1314 | static unsigned long lpid_inuse[BITS_TO_LONGS(KVMPPC_NR_LPIDS)]; |
1315 | static unsigned long nr_lpids; | |
1316 | ||
1317 | long kvmppc_alloc_lpid(void) | |
1318 | { | |
1319 | long lpid; | |
1320 | ||
1321 | do { | |
1322 | lpid = find_first_zero_bit(lpid_inuse, KVMPPC_NR_LPIDS); | |
1323 | if (lpid >= nr_lpids) { | |
1324 | pr_err("%s: No LPIDs free\n", __func__); | |
1325 | return -ENOMEM; | |
1326 | } | |
1327 | } while (test_and_set_bit(lpid, lpid_inuse)); | |
1328 | ||
1329 | return lpid; | |
1330 | } | |
2ba9f0d8 | 1331 | EXPORT_SYMBOL_GPL(kvmppc_alloc_lpid); |
043cc4d7 SW |
1332 | |
1333 | void kvmppc_claim_lpid(long lpid) | |
1334 | { | |
1335 | set_bit(lpid, lpid_inuse); | |
1336 | } | |
2ba9f0d8 | 1337 | EXPORT_SYMBOL_GPL(kvmppc_claim_lpid); |
043cc4d7 SW |
1338 | |
1339 | void kvmppc_free_lpid(long lpid) | |
1340 | { | |
1341 | clear_bit(lpid, lpid_inuse); | |
1342 | } | |
2ba9f0d8 | 1343 | EXPORT_SYMBOL_GPL(kvmppc_free_lpid); |
043cc4d7 SW |
1344 | |
1345 | void kvmppc_init_lpid(unsigned long nr_lpids_param) | |
1346 | { | |
1347 | nr_lpids = min_t(unsigned long, KVMPPC_NR_LPIDS, nr_lpids_param); | |
1348 | memset(lpid_inuse, 0, sizeof(lpid_inuse)); | |
1349 | } | |
2ba9f0d8 | 1350 | EXPORT_SYMBOL_GPL(kvmppc_init_lpid); |
043cc4d7 | 1351 | |
bbf45ba5 HB |
1352 | int kvm_arch_init(void *opaque) |
1353 | { | |
1354 | return 0; | |
1355 | } | |
1356 | ||
1357 | void kvm_arch_exit(void) | |
1358 | { | |
cbbc58d4 | 1359 | |
bbf45ba5 | 1360 | } |