]> git.proxmox.com Git - mirror_edk2.git/blame - ArmPlatformPkg/ArmRealViewEbPkg/ArmRealViewEb-RTSM-MPCore.fdf
ArmPlatformPkg/ArmRealViewEb: Added FvSimpleFileSystemDxe
[mirror_edk2.git] / ArmPlatformPkg / ArmRealViewEbPkg / ArmRealViewEb-RTSM-MPCore.fdf
CommitLineData
9e2e89f0 1# FLASH layout file for ARM RealView EB.\r
1e57a462 2#\r
b0824968 3# Copyright (c) 2011-2014, ARM Limited. All rights reserved.\r
1e57a462 4#\r
3402aac7
RC
5# This program and the accompanying materials\r
6# are licensed and made available under the terms and conditions of the BSD License\r
7# which accompanies this distribution. The full text of the license may be found at\r
8# http://opensource.org/licenses/bsd-license.php\r
9#\r
10# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
11# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
1e57a462 12#\r
13\r
14################################################################################\r
15#\r
16# FD Section\r
17# The [FD] Section is made up of the definition statements and a\r
18# description of what goes into the Flash Device Image. Each FD section\r
19# defines one flash "device" image. A flash device image may be one of\r
20# the following: Removable media bootable image (like a boot floppy\r
21# image,) an Option ROM image (that would be "flashed" into an add-in\r
22# card,) a System "Flash" image (that would be burned into a system's\r
23# flash) or an Update ("Capsule") image that will be used to update and\r
24# existing system flash.\r
25#\r
26################################################################################\r
27\r
28\r
29[FD.ArmRealViewEb_EFI]\r
30BaseAddress = 0x40000000|gArmTokenSpaceGuid.PcdFdBaseAddress\r
55b0a24a 31Size = 0x00200000|gArmTokenSpaceGuid.PcdFdSize\r
1e57a462 32ErasePolarity = 1\r
33BlockSize = 0x00010000\r
55b0a24a 34NumBlocks = 0x20\r
1e57a462 35\r
36################################################################################\r
37#\r
38# Following are lists of FD Region layout which correspond to the locations of different\r
39# images within the flash device.\r
40#\r
41# Regions must be defined in ascending order and may not overlap.\r
42#\r
43# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r
44# the pipe "|" character, followed by the size of the region, also in hex with the leading\r
45# "0x" characters. Like:\r
46# Offset|Size\r
47# PcdOffsetCName|PcdSizeCName\r
48# RegionType <FV, DATA, or FILE>\r
49#\r
50################################################################################\r
51\r
520x00000000|0x00050000\r
53gArmTokenSpaceGuid.PcdSecureFvBaseAddress|gArmTokenSpaceGuid.PcdSecureFvSize\r
54FV = FVMAIN_SEC\r
55\r
55b0a24a 560x00050000|0x00150000\r
1e57a462 57gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid.PcdFvSize\r
58FV = FVMAIN_COMPACT\r
59\r
60################################################################################\r
61#\r
62# FV Section\r
63#\r
64# [FV] section is used to define what components or modules are placed within a flash\r
65# device file. This section also defines order the components and modules are positioned\r
66# within the image. The [FV] section consists of define statements, set statements and\r
67# module statements.\r
68#\r
69################################################################################\r
70\r
71[FV.FVMAIN_SEC]\r
72FvAlignment = 8\r
73ERASE_POLARITY = 1\r
74MEMORY_MAPPED = TRUE\r
75STICKY_WRITE = TRUE\r
76LOCK_CAP = TRUE\r
77LOCK_STATUS = TRUE\r
78WRITE_DISABLED_CAP = TRUE\r
79WRITE_ENABLED_CAP = TRUE\r
80WRITE_STATUS = TRUE\r
81WRITE_LOCK_CAP = TRUE\r
82WRITE_LOCK_STATUS = TRUE\r
83READ_DISABLED_CAP = TRUE\r
84READ_ENABLED_CAP = TRUE\r
85READ_STATUS = TRUE\r
86READ_LOCK_CAP = TRUE\r
87READ_LOCK_STATUS = TRUE\r
88\r
89 INF ArmPlatformPkg/Sec/Sec.inf\r
90\r
91\r
92[FV.FvMain]\r
93BlockSize = 0x40\r
94NumBlocks = 0 # This FV gets compressed so make it just big enough\r
95FvAlignment = 8 # FV alignment and FV attributes setting.\r
96ERASE_POLARITY = 1\r
97MEMORY_MAPPED = TRUE\r
98STICKY_WRITE = TRUE\r
99LOCK_CAP = TRUE\r
100LOCK_STATUS = TRUE\r
101WRITE_DISABLED_CAP = TRUE\r
102WRITE_ENABLED_CAP = TRUE\r
103WRITE_STATUS = TRUE\r
104WRITE_LOCK_CAP = TRUE\r
105WRITE_LOCK_STATUS = TRUE\r
106READ_DISABLED_CAP = TRUE\r
107READ_ENABLED_CAP = TRUE\r
108READ_STATUS = TRUE\r
109READ_LOCK_CAP = TRUE\r
110READ_LOCK_STATUS = TRUE\r
111\r
3402aac7 112 INF MdeModulePkg/Core/Dxe/DxeMain.inf\r
1e57a462 113\r
114 #\r
3402aac7 115 # PI DXE Drivers producing Architectural Protocols (EFI Services)\r
1e57a462 116 #\r
117 INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf\r
118 INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
119 INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
120 INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
121 INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
122 INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r
123 INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
124 INF EmbeddedPkg/EmbeddedMonotonicCounter/EmbeddedMonotonicCounter.inf\r
125 INF EmbeddedPkg/ResetRuntimeDxe/ResetRuntimeDxe.inf\r
126 INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf\r
127 INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf\r
128\r
129 INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
130 INF ArmPlatformPkg/Drivers/LcdGraphicsOutputDxe/PL111LcdGraphicsOutputDxe.inf\r
131\r
132 #\r
133 # Multiple Console IO support\r
134 #\r
135 INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
136 INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
137 INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
138 INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
139 INF EmbeddedPkg/SerialDxe/SerialDxe.inf\r
3402aac7 140\r
017baa1c 141 INF ArmPkg/Drivers/ArmGic/ArmGicDxe.inf\r
1e57a462 142 INF ArmPlatformPkg/Drivers/SP804TimerDxe/SP804TimerDxe.inf\r
3402aac7 143\r
1e57a462 144 INF ArmPlatformPkg/Drivers/NorFlashDxe/NorFlashDxe.inf\r
145\r
146 #\r
147 # Semi-hosting filesystem\r
148 #\r
149 INF ArmPkg/Filesystem/SemihostFs/SemihostFs.inf\r
b0824968
OM
150\r
151 #\r
152 # Multimedia Card Interface\r
153 #\r
154 INF EmbeddedPkg/Universal/MmcDxe/MmcDxe.inf\r
155 INF ArmPlatformPkg/Drivers/PL180MciDxe/PL180MciDxe.inf\r
156\r
439a5321
OM
157 # FV Filesystem\r
158 INF MdeModulePkg/Universal/FvSimpleFileSystemDxe/FvSimpleFileSystemDxe.inf\r
159\r
1e57a462 160 #\r
161 # FAT filesystem + GPT/MBR partitioning\r
162 #\r
163 INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
164 INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
165 INF FatBinPkg/EnhancedFatDxe/Fat.inf\r
166 INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
167\r
168 #\r
3402aac7
RC
169 # UEFI application (Shell Embedded Boot Loader)\r
170 #\r
171 INF ShellBinPkg/UefiShell/UefiShell.inf\r
1e57a462 172\r
173 #\r
174 # Bds\r
175 #\r
176 INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
177 INF ArmPlatformPkg/Bds/Bds.inf\r
178\r
179\r
180[FV.FVMAIN_COMPACT]\r
181FvAlignment = 8\r
182ERASE_POLARITY = 1\r
183MEMORY_MAPPED = TRUE\r
184STICKY_WRITE = TRUE\r
185LOCK_CAP = TRUE\r
186LOCK_STATUS = TRUE\r
187WRITE_DISABLED_CAP = TRUE\r
188WRITE_ENABLED_CAP = TRUE\r
189WRITE_STATUS = TRUE\r
190WRITE_LOCK_CAP = TRUE\r
191WRITE_LOCK_STATUS = TRUE\r
192READ_DISABLED_CAP = TRUE\r
193READ_ENABLED_CAP = TRUE\r
194READ_STATUS = TRUE\r
195READ_LOCK_CAP = TRUE\r
196READ_LOCK_STATUS = TRUE\r
197\r
198!if $(EDK2_SKIP_PEICORE) == 1\r
199 INF ArmPlatformPkg/PrePi/PeiMPCore.inf\r
200!else\r
201 INF ArmPlatformPkg/PrePeiCore/PrePeiCoreMPCore.inf\r
202 INF MdeModulePkg/Core/Pei/PeiMain.inf\r
203 INF ArmPlatformPkg/PlatformPei/PlatformPeim.inf\r
204 INF ArmPlatformPkg/MemoryInitPei/MemoryInitPeim.inf\r
205 INF ArmPkg/Drivers/CpuPei/CpuPei.inf\r
206 INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
207 INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf\r
208 INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
209 INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
210!endif\r
211\r
212 FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r
213 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {\r
214 SECTION FV_IMAGE = FVMAIN\r
215 }\r
216 }\r
217\r
218################################################################################\r
219#\r
220# Rules are use with the [FV] section's module INF type to define\r
221# how an FFS file is created for a given INF file. The following Rule are the default\r
222# rules for the different module type. User can add the customized rules to define the\r
223# content of the FFS file.\r
224#\r
225################################################################################\r
226\r
227\r
228############################################################################\r
3402aac7 229# Example of a DXE_DRIVER FFS file with a Checksum encapsulation section #\r
1e57a462 230############################################################################\r
231#\r
232#[Rule.Common.DXE_DRIVER]\r
233# FILE DRIVER = $(NAMED_GUID) {\r
234# DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
235# COMPRESS PI_STD {\r
236# GUIDED {\r
237# PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
238# UI STRING="$(MODULE_NAME)" Optional\r
239# VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
240# }\r
241# }\r
242# }\r
243#\r
244############################################################################\r
245\r
246[Rule.Common.SEC]\r
247 FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
248 TE TE Align = 32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
249 }\r
250\r
251[Rule.Common.PEI_CORE]\r
252 FILE PEI_CORE = $(NAMED_GUID) {\r
253 TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
3402aac7 254 UI STRING ="$(MODULE_NAME)" Optional\r
1e57a462 255 }\r
256\r
257[Rule.Common.PEIM]\r
258 FILE PEIM = $(NAMED_GUID) {\r
259 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
260 TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
3402aac7 261 UI STRING="$(MODULE_NAME)" Optional\r
1e57a462 262 }\r
263\r
264[Rule.Common.PEIM.TIANOCOMPRESSED]\r
265 FILE PEIM = $(NAMED_GUID) DEBUG_MYTOOLS_IA32 {\r
266 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
267 GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {\r
268 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
269 UI STRING="$(MODULE_NAME)" Optional\r
270 }\r
271 }\r
272\r
273[Rule.Common.DXE_CORE]\r
274 FILE DXE_CORE = $(NAMED_GUID) {\r
275 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
276 UI STRING="$(MODULE_NAME)" Optional\r
277 }\r
278\r
279[Rule.Common.UEFI_DRIVER]\r
280 FILE DRIVER = $(NAMED_GUID) {\r
281 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
282 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
283 UI STRING="$(MODULE_NAME)" Optional\r
284 }\r
285\r
286[Rule.Common.DXE_DRIVER]\r
287 FILE DRIVER = $(NAMED_GUID) {\r
288 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
289 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
290 UI STRING="$(MODULE_NAME)" Optional\r
291 }\r
292\r
293[Rule.Common.DXE_RUNTIME_DRIVER]\r
294 FILE DRIVER = $(NAMED_GUID) {\r
295 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
296 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
297 UI STRING="$(MODULE_NAME)" Optional\r
298 }\r
299\r
300[Rule.Common.UEFI_APPLICATION]\r
301 FILE APPLICATION = $(NAMED_GUID) {\r
3402aac7 302 UI STRING ="$(MODULE_NAME)" Optional\r
1e57a462 303 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
304 }\r
305\r
306[Rule.Common.UEFI_DRIVER.BINARY]\r
307 FILE DRIVER = $(NAMED_GUID) {\r
308 DXE_DEPEX DXE_DEPEX Optional |.depex\r
309 PE32 PE32 |.efi\r
310 UI STRING="$(MODULE_NAME)" Optional\r
311 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
312 }\r
313\r
314[Rule.Common.UEFI_APPLICATION.BINARY]\r
315 FILE APPLICATION = $(NAMED_GUID) {\r
316 PE32 PE32 |.efi\r
317 UI STRING="$(MODULE_NAME)" Optional\r
318 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
319 }\r