]>
Commit | Line | Data |
---|---|---|
f9cec5f1 HL |
1 | /** @file\r |
2 | *\r | |
3 | * Copyright (c) 2011-2013, ARM Limited. All rights reserved.\r | |
4 | *\r | |
5 | * This program and the accompanying materials\r | |
6 | * are licensed and made available under the terms and conditions of the BSD License\r | |
7 | * which accompanies this distribution. The full text of the license may be found at\r | |
8 | * http://opensource.org/licenses/bsd-license.php\r | |
9 | *\r | |
10 | * THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
11 | * WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
12 | *\r | |
13 | **/\r | |
14 | \r | |
15 | #include <Library/ArmPlatformLib.h>\r | |
16 | #include <Library/DebugLib.h>\r | |
17 | #include <Library/PcdLib.h>\r | |
18 | #include <Library/IoLib.h>\r | |
19 | #include <Library/MemoryAllocationLib.h>\r | |
20 | #include <ArmPlatform.h>\r | |
21 | \r | |
22 | // Number of Virtual Memory Map Descriptors without a Logic Tile\r | |
23 | #define MAX_VIRTUAL_MEMORY_MAP_DESCRIPTORS 4\r | |
24 | \r | |
25 | // DDR attributes\r | |
26 | #define DDR_ATTRIBUTES_CACHED ARM_MEMORY_REGION_ATTRIBUTE_WRITE_BACK\r | |
27 | #define DDR_ATTRIBUTES_UNCACHED ARM_MEMORY_REGION_ATTRIBUTE_UNCACHED_UNBUFFERED\r | |
28 | \r | |
29 | /**\r | |
30 | Return the Virtual Memory Map of your platform\r | |
31 | \r | |
32 | This Virtual Memory Map is used by MemoryInitPei Module to initialize the MMU on your platform.\r | |
33 | \r | |
34 | @param[out] VirtualMemoryMap Array of ARM_MEMORY_REGION_DESCRIPTOR describing a Physical-to-\r | |
35 | Virtual Memory mapping. This array must be ended by a zero-filled\r | |
36 | entry\r | |
37 | \r | |
38 | **/\r | |
39 | VOID\r | |
40 | ArmPlatformGetVirtualMemoryMap (\r | |
41 | IN ARM_MEMORY_REGION_DESCRIPTOR** VirtualMemoryMap\r | |
42 | )\r | |
43 | {\r | |
44 | ARM_MEMORY_REGION_ATTRIBUTES CacheAttributes;\r | |
45 | UINTN Index = 0;\r | |
46 | ARM_MEMORY_REGION_DESCRIPTOR *VirtualMemoryTable;\r | |
47 | \r | |
48 | ASSERT(VirtualMemoryMap != NULL);\r | |
49 | \r | |
50 | VirtualMemoryTable = (ARM_MEMORY_REGION_DESCRIPTOR*)AllocatePages(EFI_SIZE_TO_PAGES (sizeof(ARM_MEMORY_REGION_DESCRIPTOR) * MAX_VIRTUAL_MEMORY_MAP_DESCRIPTORS));\r | |
51 | if (VirtualMemoryTable == NULL) {\r | |
52 | return;\r | |
53 | }\r | |
54 | \r | |
55 | if (FeaturePcdGet(PcdCacheEnable) == TRUE) {\r | |
56 | CacheAttributes = DDR_ATTRIBUTES_CACHED;\r | |
57 | } else {\r | |
58 | CacheAttributes = DDR_ATTRIBUTES_UNCACHED;\r | |
59 | }\r | |
60 | \r | |
61 | // DDR\r | |
62 | VirtualMemoryTable[Index].PhysicalBase = ARM_VE_DRAM_BASE;\r | |
63 | VirtualMemoryTable[Index].VirtualBase = ARM_VE_DRAM_BASE;\r | |
64 | VirtualMemoryTable[Index].Length = ARM_VE_DRAM_SZ;\r | |
65 | VirtualMemoryTable[Index].Attributes = CacheAttributes;\r | |
66 | \r | |
67 | // CPU peripherals. TRM. Manual says not all of them are implemented.\r | |
68 | VirtualMemoryTable[++Index].PhysicalBase = ARM_VE_ON_CHIP_PERIPH_BASE;\r | |
69 | VirtualMemoryTable[Index].VirtualBase = ARM_VE_ON_CHIP_PERIPH_BASE;\r | |
70 | VirtualMemoryTable[Index].Length = ARM_VE_ON_CHIP_PERIPH_SZ;\r | |
71 | VirtualMemoryTable[Index].Attributes = ARM_MEMORY_REGION_ATTRIBUTE_DEVICE;\r | |
72 | \r | |
73 | // Peripheral CS2 and CS3\r | |
74 | VirtualMemoryTable[++Index].PhysicalBase = ARM_VE_SMB_PERIPH_BASE;\r | |
75 | VirtualMemoryTable[Index].VirtualBase = ARM_VE_SMB_PERIPH_BASE;\r | |
76 | VirtualMemoryTable[Index].Length = 2 * ARM_VE_SMB_PERIPH_SZ;\r | |
77 | VirtualMemoryTable[Index].Attributes = ARM_MEMORY_REGION_ATTRIBUTE_DEVICE;\r | |
78 | \r | |
79 | // End of Table\r | |
80 | VirtualMemoryTable[++Index].PhysicalBase = 0;\r | |
81 | VirtualMemoryTable[Index].VirtualBase = 0;\r | |
82 | VirtualMemoryTable[Index].Length = 0;\r | |
83 | VirtualMemoryTable[Index].Attributes = (ARM_MEMORY_REGION_ATTRIBUTES)0;\r | |
84 | \r | |
85 | *VirtualMemoryMap = VirtualMemoryTable;\r | |
86 | }\r |