]>
Commit | Line | Data |
---|---|---|
30fdf114 | 1 | /** @file\r |
f7496d71 | 2 | ACPI memory mapped configuration space access table definition, defined at\r |
30fdf114 LG |
3 | in the PCI Firmware Specification, version 3.0 draft version 0.5.\r |
4 | Specification is available at http://www.pcisig.com.\r | |
5 | \r | |
f7496d71 | 6 | Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>\r |
30fdf114 | 7 | \r |
2e351cbe | 8 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
30fdf114 | 9 | \r |
30fdf114 LG |
10 | **/\r |
11 | \r | |
12 | #ifndef _MEMORY_MAPPED_CONFIGURATION_SPACE_ACCESS_TABLE_H_\r | |
13 | #define _MEMORY_MAPPED_CONFIGURATION_SPACE_ACCESS_TABLE_H_\r | |
14 | \r | |
15 | //\r | |
16 | // Ensure proper structure formats\r | |
17 | //\r | |
18 | #pragma pack(1)\r | |
19 | //\r | |
20 | // Memory Mapped Configuration Space Access Table (MCFG)\r | |
21 | // This table is a basic description table header followed by\r | |
22 | // a number of base address allocation structures.\r | |
23 | //\r | |
24 | typedef struct {\r | |
25 | UINT64 BaseAddress;\r | |
26 | UINT16 PciSegmentGroupNumber;\r | |
27 | UINT8 StartBusNumber;\r | |
28 | UINT8 EndBusNumber;\r | |
29 | UINT32 Reserved;\r | |
30 | } EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_SPACE_BASE_ADDRESS_ALLOCATION_STRUCTURE;\r | |
31 | \r | |
32 | //\r | |
33 | // MCFG Revision (defined in spec)\r | |
34 | //\r | |
35 | #define EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_SPACE_ACCESS_TABLE_REVISION 0x01\r | |
36 | \r | |
37 | #pragma pack()\r | |
38 | \r | |
39 | #endif\r |