MdeModulePkg: Apply uncrustify changes

[mirror_edk2.git] / MdeModulePkg / Bus / Ata / AtaAtapiPassThru / IdeMode.h

/** @file\r
  Header file for IDE mode of ATA host controller.\r
\r
  Copyright (c) 2010 - 2018, Intel Corporation. All rights reserved.<BR>\r
  SPDX-License-Identifier: BSD-2-Clause-Patent\r
\r
**/\r
\r
#ifndef __ATA_HC_IDE_MODE_H__\r
#define __ATA_HC_IDE_MODE_H__\r
\r
typedef enum {\r
  EfiIdePrimary    = 0,\r
  EfiIdeSecondary  = 1,\r
  EfiIdeMaxChannel = 2\r
} EFI_IDE_CHANNEL;\r
\r
typedef enum {\r
  EfiIdeMaster    = 0,\r
  EfiIdeSlave     = 1,\r
  EfiIdeMaxDevice = 2\r
} EFI_IDE_DEVICE;\r
\r
///\r
/// PIO mode definition\r
///\r
typedef enum {\r
  EfiAtaPioModeBelow2,\r
  EfiAtaPioMode2,\r
  EfiAtaPioMode3,\r
  EfiAtaPioMode4\r
} EFI_ATA_PIO_MODE;\r
\r
//\r
// Multi word DMA definition\r
//\r
typedef enum {\r
  EfiAtaMdmaMode0,\r
  EfiAtaMdmaMode1,\r
  EfiAtaMdmaMode2\r
} EFI_ATA_MDMA_MODE;\r
\r
//\r
// UDMA mode definition\r
//\r
typedef enum {\r
  EfiAtaUdmaMode0,\r
  EfiAtaUdmaMode1,\r
  EfiAtaUdmaMode2,\r
  EfiAtaUdmaMode3,\r
  EfiAtaUdmaMode4,\r
  EfiAtaUdmaMode5\r
} EFI_ATA_UDMA_MODE;\r
\r
//\r
// Bus Master Reg\r
//\r
#define BMIC_NREAD      BIT3\r
#define BMIC_START      BIT0\r
#define BMIS_INTERRUPT  BIT2\r
#define BMIS_ERROR      BIT1\r
\r
#define BMIC_OFFSET  0x00\r
#define BMIS_OFFSET  0x02\r
#define BMID_OFFSET  0x04\r
\r
//\r
// IDE transfer mode\r
//\r
#define EFI_ATA_MODE_DEFAULT_PIO  0x00\r
#define EFI_ATA_MODE_FLOW_PIO     0x01\r
#define EFI_ATA_MODE_MDMA         0x04\r
#define EFI_ATA_MODE_UDMA         0x08\r
\r
typedef struct {\r
  UINT32    RegionBaseAddr;\r
  UINT16    ByteCount;\r
  UINT16    EndOfTable;\r
} EFI_ATA_DMA_PRD;\r
\r
typedef struct {\r
  UINT8    ModeNumber   : 3;\r
  UINT8    ModeCategory : 5;\r
} EFI_ATA_TRANSFER_MODE;\r
\r
typedef struct {\r
  UINT8    Sector;\r
  UINT8    Heads;\r
  UINT8    MultipleSector;\r
} EFI_ATA_DRIVE_PARMS;\r
\r
//\r
// IDE registers set\r
//\r
typedef struct {\r
  UINT16    Data;\r
  UINT16    ErrOrFeature;\r
  UINT16    SectorCount;\r
  UINT16    SectorNumber;\r
  UINT16    CylinderLsb;\r
  UINT16    CylinderMsb;\r
  UINT16    Head;\r
  UINT16    CmdOrStatus;\r
  UINT16    AltOrDev;\r
\r
  UINT16    BusMasterBaseAddr;\r
} EFI_IDE_REGISTERS;\r
\r
//\r
// Bit definitions in Programming Interface byte of the Class Code field\r
// in PCI IDE controller's Configuration Space\r
//\r
#define IDE_PRIMARY_OPERATING_MODE            BIT0\r
#define IDE_PRIMARY_PROGRAMMABLE_INDICATOR    BIT1\r
#define IDE_SECONDARY_OPERATING_MODE          BIT2\r
#define IDE_SECONDARY_PROGRAMMABLE_INDICATOR  BIT3\r
\r
/**\r
  Get IDE i/o port registers' base addresses by mode.\r
\r
  In 'Compatibility' mode, use fixed addresses.\r
  In Native-PCI mode, get base addresses from BARs in the PCI IDE controller's\r
  Configuration Space.\r
\r
  The steps to get IDE i/o port registers' base addresses for each channel\r
  as follows:\r
\r
  1. Examine the Programming Interface byte of the Class Code fields in PCI IDE\r
  controller's Configuration Space to determine the operating mode.\r
\r
  2. a) In 'Compatibility' mode, use fixed addresses shown in the Table 1 below.\r
   ___________________________________________\r
  |           | Command Block | Control Block |\r
  |  Channel  |   Registers   |   Registers   |\r
  |___________|_______________|_______________|\r
  |  Primary  |  1F0h - 1F7h  |  3F6h - 3F7h  |\r
  |___________|_______________|_______________|\r
  | Secondary |  170h - 177h  |  376h - 377h  |\r
  |___________|_______________|_______________|\r
\r
  Table 1. Compatibility resource mappings\r
\r
  b) In Native-PCI mode, IDE registers are mapped into IO space using the BARs\r
  in IDE controller's PCI Configuration Space, shown in the Table 2 below.\r
   ___________________________________________________\r
  |           |   Command Block   |   Control Block   |\r
  |  Channel  |     Registers     |     Registers     |\r
  |___________|___________________|___________________|\r
  |  Primary  | BAR at offset 0x10| BAR at offset 0x14|\r
  |___________|___________________|___________________|\r
  | Secondary | BAR at offset 0x18| BAR at offset 0x1C|\r
  |___________|___________________|___________________|\r
\r
  Table 2. BARs for Register Mapping\r
\r
  @param[in]      PciIo          Pointer to the EFI_PCI_IO_PROTOCOL instance\r
  @param[in, out] IdeRegisters   Pointer to EFI_IDE_REGISTERS which is used to\r
                                 store the IDE i/o port registers' base addresses\r
\r
  @retval EFI_UNSUPPORTED        Return this value when the BARs is not IO type\r
  @retval EFI_SUCCESS            Get the Base address successfully\r
  @retval Other                  Read the pci configuration data error\r
\r
**/\r
EFI_STATUS\r
EFIAPI\r
GetIdeRegisterIoAddr (\r
  IN     EFI_PCI_IO_PROTOCOL  *PciIo,\r
  IN OUT EFI_IDE_REGISTERS    *IdeRegisters\r
  );\r
\r
/**\r
  This function is used to send out ATAPI commands conforms to the Packet Command\r
  with PIO Data In Protocol.\r
\r
  @param[in] PciIo          Pointer to the EFI_PCI_IO_PROTOCOL instance\r
  @param[in] IdeRegisters   Pointer to EFI_IDE_REGISTERS which is used to\r
                            store the IDE i/o port registers' base addresses\r
  @param[in] Channel        The channel number of device.\r
  @param[in] Device         The device number of device.\r
  @param[in] Packet         A pointer to EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET data structure.\r
\r
  @retval EFI_SUCCESS       send out the ATAPI packet command successfully\r
                            and device sends data successfully.\r
  @retval EFI_DEVICE_ERROR  the device failed to send data.\r
\r
**/\r
EFI_STATUS\r
EFIAPI\r
AtaPacketCommandExecute (\r
  IN  EFI_PCI_IO_PROTOCOL                         *PciIo,\r
  IN  EFI_IDE_REGISTERS                           *IdeRegisters,\r
  IN  UINT8                                       Channel,\r
  IN  UINT8                                       Device,\r
  IN  EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET  *Packet\r
  );\r
\r
#endif\r