]>
Commit | Line | Data |
---|---|---|
96226baa | 1 | /** @file\r |
95276127 | 2 | x64 Long Mode Virtual Memory Management Definitions \r |
3 | \r | |
4 | References:\r | |
5 | 1) IA-32 Intel(R) Atchitecture Software Developer's Manual Volume 1:Basic Architecture, Intel\r | |
6 | 2) IA-32 Intel(R) Atchitecture Software Developer's Manual Volume 2:Instruction Set Reference, Intel\r | |
7 | 3) IA-32 Intel(R) Atchitecture Software Developer's Manual Volume 3:System Programmer's Guide, Intel\r | |
8 | 4) AMD64 Architecture Programmer's Manual Volume 2: System Programming\r | |
96226baa | 9 | \r |
10 | Copyright (c) 2006 - 2008, Intel Corporation. <BR>\r | |
11 | All rights reserved. This program and the accompanying materials\r | |
12 | are licensed and made available under the terms and conditions of the BSD License\r | |
13 | which accompanies this distribution. The full text of the license may be found at\r | |
14 | http://opensource.org/licenses/bsd-license.php\r | |
15 | \r | |
16 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
17 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
18 | \r | |
19 | **/ \r | |
95276127 | 20 | #ifndef _VIRTUAL_MEMORY_H_\r |
21 | #define _VIRTUAL_MEMORY_H_\r | |
22 | \r | |
23 | \r | |
95276127 | 24 | #define SYS_CODE64_SEL 0x38\r |
25 | \r | |
26 | #pragma pack(1)\r | |
27 | \r | |
28 | typedef union {\r | |
29 | struct {\r | |
30 | UINT32 LimitLow : 16;\r | |
31 | UINT32 BaseLow : 16;\r | |
32 | UINT32 BaseMid : 8;\r | |
33 | UINT32 Type : 4;\r | |
34 | UINT32 System : 1;\r | |
35 | UINT32 Dpl : 2;\r | |
36 | UINT32 Present : 1;\r | |
37 | UINT32 LimitHigh : 4;\r | |
38 | UINT32 Software : 1;\r | |
39 | UINT32 Reserved : 1;\r | |
40 | UINT32 DefaultSize : 1;\r | |
41 | UINT32 Granularity : 1;\r | |
42 | UINT32 BaseHigh : 8;\r | |
43 | } Bits;\r | |
44 | UINT64 Uint64;\r | |
45 | } IA32_GDT;\r | |
46 | \r | |
5d582956 | 47 | typedef struct {\r |
48 | IA32_IDT_GATE_DESCRIPTOR Ia32IdtEntry;\r | |
49 | UINT32 Offset32To63;\r | |
50 | UINT32 Reserved;\r | |
51 | } X64_IDT_GATE_DESCRIPTOR;\r | |
52 | \r | |
95276127 | 53 | //\r |
54 | // Page-Map Level-4 Offset (PML4) and\r | |
55 | // Page-Directory-Pointer Offset (PDPE) entries 4K & 2MB\r | |
56 | //\r | |
57 | \r | |
58 | typedef union {\r | |
59 | struct {\r | |
60 | UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory\r | |
61 | UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write\r | |
62 | UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User\r | |
63 | UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching\r | |
64 | UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached\r | |
65 | UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)\r | |
66 | UINT64 Reserved:1; // Reserved\r | |
67 | UINT64 MustBeZero:2; // Must Be Zero\r | |
68 | UINT64 Available:3; // Available for use by system software\r | |
69 | UINT64 PageTableBaseAddress:40; // Page Table Base Address\r | |
70 | UINT64 AvabilableHigh:11; // Available for use by system software\r | |
71 | UINT64 Nx:1; // No Execute bit\r | |
72 | } Bits;\r | |
73 | UINT64 Uint64;\r | |
74 | } PAGE_MAP_AND_DIRECTORY_POINTER;\r | |
75 | \r | |
76 | //\r | |
77 | // Page Table Entry 2MB\r | |
78 | //\r | |
79 | typedef union {\r | |
80 | struct {\r | |
81 | UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory\r | |
82 | UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write\r | |
83 | UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User\r | |
84 | UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching\r | |
85 | UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached\r | |
86 | UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)\r | |
87 | UINT64 Dirty:1; // 0 = Not Dirty, 1 = written by processor on access to page\r | |
88 | UINT64 MustBe1:1; // Must be 1 \r | |
89 | UINT64 Global:1; // 0 = Not global page, 1 = global page TLB not cleared on CR3 write\r | |
90 | UINT64 Available:3; // Available for use by system software\r | |
91 | UINT64 PAT:1; //\r | |
92 | UINT64 MustBeZero:8; // Must be zero;\r | |
93 | UINT64 PageTableBaseAddress:31; // Page Table Base Address\r | |
94 | UINT64 AvabilableHigh:11; // Available for use by system software\r | |
95 | UINT64 Nx:1; // 0 = Execute Code, 1 = No Code Execution\r | |
96 | } Bits;\r | |
97 | UINT64 Uint64;\r | |
98 | } PAGE_TABLE_ENTRY;\r | |
99 | \r | |
100 | #pragma pack()\r | |
101 | \r | |
91d92e25 | 102 | \r |
103 | \r | |
104 | /**\r | |
105 | Allocates and fills in the Page Directory and Page Table Entries to\r | |
106 | establish a 1:1 Virtual to Physical mapping.\r | |
107 | \r | |
108 | @param NumberOfProcessorPhysicalAddressBits Number of processor address bits \r | |
109 | to use. Limits the number of page \r | |
110 | table entries to the physical \r | |
111 | address space. \r | |
112 | \r | |
113 | @return EFI_SUCCESS The 1:1 Virtual to Physical identity mapping was created\r | |
114 | \r | |
115 | **/\r | |
95276127 | 116 | UINTN\r |
117 | CreateIdentityMappingPageTables (\r | |
118 | VOID\r | |
f45af90b | 119 | );\r |
95276127 | 120 | \r |
5d582956 | 121 | \r |
91d92e25 | 122 | \r |
123 | \r | |
124 | \r | |
5d582956 | 125 | /**\r |
126 | \r | |
127 | Fix up the vector number in the vector code.\r | |
128 | \r | |
129 | @param VectorBase Base address of the vector handler.\r | |
130 | \r | |
131 | @param VectorNum Index of vector.\r | |
91d92e25 | 132 | \r |
5d582956 | 133 | **/\r |
134 | VOID\r | |
135 | EFIAPI\r | |
136 | AsmVectorFixup (\r | |
137 | VOID *VectorBase,\r | |
138 | UINT8 VectorNum\r | |
139 | );\r | |
140 | \r | |
141 | \r | |
91d92e25 | 142 | \r |
143 | \r | |
144 | \r | |
5d582956 | 145 | /**\r |
146 | \r | |
147 | Get the information of vector template.\r | |
148 | \r | |
149 | @param TemplateBase Base address of the template code.\r | |
150 | \r | |
151 | @return Size of the Template code.\r | |
91d92e25 | 152 | \r |
5d582956 | 153 | **/\r |
154 | UINTN\r | |
155 | EFIAPI\r | |
156 | AsmGetVectorTemplatInfo (\r | |
157 | OUT VOID **TemplateBase\r | |
158 | );\r | |
159 | \r | |
160 | \r | |
95276127 | 161 | #endif \r |