]>
Commit | Line | Data |
---|---|---|
a7ed1e2e | 1 | /** @file\r |
992f22b9 LG |
2 | This file declares the SMBus definitions defined in SmBus Specifciation V2.0\r |
3 | and defined in PI1.0 specification volume 5.\r | |
a7ed1e2e | 4 | \r |
9095d37b | 5 | Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.<BR>\r |
9344f092 | 6 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
a7ed1e2e | 7 | \r |
a7ed1e2e | 8 | **/\r |
9 | \r | |
10 | #ifndef _SMBUS_H_\r | |
11 | #define _SMBUS_H_\r | |
12 | \r | |
13 | \r | |
1bc5d021 | 14 | ///\r |
15 | /// UDID of SMBUS device.\r | |
16 | ///\r | |
a7ed1e2e | 17 | typedef struct {\r |
18 | UINT32 VendorSpecificId;\r | |
19 | UINT16 SubsystemDeviceId;\r | |
20 | UINT16 SubsystemVendorId;\r | |
21 | UINT16 Interface;\r | |
22 | UINT16 DeviceId;\r | |
23 | UINT16 VendorId;\r | |
24 | UINT8 VendorRevision;\r | |
25 | UINT8 DeviceCapabilities;\r | |
26 | } EFI_SMBUS_UDID;\r | |
27 | \r | |
1bc5d021 | 28 | ///\r |
4135253b | 29 | /// Smbus Device Address\r |
1bc5d021 | 30 | ///\r |
a7ed1e2e | 31 | typedef struct {\r |
992f22b9 LG |
32 | ///\r |
33 | /// The SMBUS hardware address to which the SMBUS device is preassigned or allocated.\r | |
34 | ///\r | |
a7ed1e2e | 35 | UINTN SmbusDeviceAddress : 7;\r |
36 | } EFI_SMBUS_DEVICE_ADDRESS;\r | |
37 | \r | |
27a57d47 LG |
38 | typedef struct {\r |
39 | ///\r | |
40 | /// The SMBUS hardware address to which the SMBUS device is preassigned or\r | |
41 | /// allocated. Type EFI_SMBUS_DEVICE_ADDRESS is defined in EFI_PEI_SMBUS2_PPI.Execute().\r | |
42 | ///\r | |
43 | EFI_SMBUS_DEVICE_ADDRESS SmbusDeviceAddress;\r | |
44 | ///\r | |
45 | /// The SMBUS Unique Device Identifier (UDID) as defined in EFI_SMBUS_UDID.\r | |
46 | /// Type EFI_SMBUS_UDID is defined in EFI_PEI_SMBUS2_PPI.ArpDevice().\r | |
47 | ///\r | |
48 | EFI_SMBUS_UDID SmbusDeviceUdid;\r | |
49 | } EFI_SMBUS_DEVICE_MAP;\r | |
50 | \r | |
4135253b | 51 | ///\r |
52 | /// Smbus Operations\r | |
53 | ///\r | |
992f22b9 | 54 | typedef enum _EFI_SMBUS_OPERATION {\r |
a7ed1e2e | 55 | EfiSmbusQuickRead,\r |
56 | EfiSmbusQuickWrite,\r | |
57 | EfiSmbusReceiveByte,\r | |
58 | EfiSmbusSendByte,\r | |
59 | EfiSmbusReadByte,\r | |
60 | EfiSmbusWriteByte,\r | |
61 | EfiSmbusReadWord,\r | |
62 | EfiSmbusWriteWord,\r | |
63 | EfiSmbusReadBlock,\r | |
64 | EfiSmbusWriteBlock,\r | |
65 | EfiSmbusProcessCall,\r | |
66 | EfiSmbusBWBRProcessCall\r | |
67 | } EFI_SMBUS_OPERATION;\r | |
68 | \r | |
992f22b9 LG |
69 | ///\r |
70 | /// EFI_SMBUS_DEVICE_COMMAND\r | |
71 | ///\r | |
72 | typedef UINTN EFI_SMBUS_DEVICE_COMMAND;\r | |
73 | \r | |
a7ed1e2e | 74 | #endif\r |
75 | \r |