]>
Commit | Line | Data |
---|---|---|
9f4f2f0e | 1 | ;------------------------------------------------------------------------------\r |
2 | ;\r | |
bb817c56 HT |
3 | ; Copyright (c) 2006 - 2008, Intel Corporation. All rights reserved.<BR>\r |
4 | ; This program and the accompanying materials\r | |
9f4f2f0e | 5 | ; are licensed and made available under the terms and conditions of the BSD License\r |
6 | ; which accompanies this distribution. The full text of the license may be found at\r | |
2fc59a00 | 7 | ; http://opensource.org/licenses/bsd-license.php.\r |
9f4f2f0e | 8 | ;\r |
9 | ; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
10 | ; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
11 | ;\r | |
12 | ; Module Name:\r | |
13 | ;\r | |
14 | ; EnableCache.Asm\r | |
15 | ;\r | |
16 | ; Abstract:\r | |
17 | ;\r | |
18 | ; Flush all caches with a WBINVD instruction, clear the CD bit of CR0 to 0, and clear \r | |
19 | ; the NW bit of CR0 to 0\r | |
20 | ;\r | |
21 | ; Notes:\r | |
22 | ;\r | |
23 | ;------------------------------------------------------------------------------\r | |
24 | \r | |
25 | .code\r | |
26 | \r | |
27 | ;------------------------------------------------------------------------------\r | |
28 | ; VOID\r | |
29 | ; EFIAPI\r | |
30 | ; AsmEnableCache (\r | |
31 | ; VOID\r | |
32 | ; );\r | |
33 | ;------------------------------------------------------------------------------\r | |
34 | AsmEnableCache PROC\r | |
35 | wbinvd\r | |
36 | mov rax, cr0\r | |
37 | btr rax, 29\r | |
38 | btr rax, 30\r | |
39 | mov cr0, rax\r | |
40 | ret\r | |
41 | AsmEnableCache ENDP\r | |
42 | \r | |
43 | END\r |