]>
Commit | Line | Data |
---|---|---|
b303605e MK |
1 | /** @file\r |
2 | QNC devices\r | |
3 | \r | |
4 | Copyright (c) 2013-2015 Intel Corporation.\r | |
5 | \r | |
0eb3de2e | 6 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
b303605e MK |
7 | \r |
8 | **/\r | |
9 | \r | |
10 | #ifndef QNC_ASI\r | |
11 | #define QNC_ASI\r | |
12 | \r | |
13 | Device(IOCM) // I/O controller miscellaneous\r | |
14 | {\r | |
15 | Name(_HID,EISAID("PNP0C02")) // System board resources device node ID\r | |
16 | \r | |
17 | Name(CRS, ResourceTemplate()\r | |
18 | {\r | |
19 | \r | |
20 | // PCIEXBAR memory range\r | |
21 | Memory32Fixed(ReadOnly, 0, 0, FIX1)\r | |
22 | \r | |
23 | // RCRB memory range\r | |
24 | Memory32Fixed(ReadOnly, 0, 0, FIX2)\r | |
25 | \r | |
26 | // Option ROM shadow memory range\r | |
27 | Memory32Fixed(ReadOnly, 0x000C0000, 0x20000)\r | |
28 | \r | |
29 | // BIOS ROM shadow memory range\r | |
30 | Memory32Fixed(ReadOnly, 0x000E0000, 0x20000)\r | |
31 | \r | |
32 | // BIOS Firmware just below 4GByte of memory 8MBytes\r | |
33 | Memory32Fixed(ReadOnly, 0xFF800000, 0x800000)\r | |
34 | }\r | |
35 | )\r | |
36 | \r | |
37 | Method (_CRS, 0, NotSerialized) {\r | |
38 | CreateDWordField (CRS, ^FIX1._BAS, MBR0)\r | |
39 | Store(\PEXB, MBR0)\r | |
40 | CreateDWordField (CRS, ^FIX1._LEN, MBR1)\r | |
41 | Store(\PEXS, MBR1)\r | |
42 | CreateDWordField (CRS, ^FIX2._BAS, MBR2)\r | |
43 | Store(\RCBB, MBR2)\r | |
44 | CreateDWordField (CRS, ^FIX2._LEN, MBR3)\r | |
45 | Store(\RCBS, MBR3)\r | |
46 | Return (CRS)\r | |
47 | }\r | |
48 | }\r | |
49 | #endif\r |