]>
Commit | Line | Data |
---|---|---|
3cbfba02 DW |
1 | /*++\r |
2 | \r | |
3 | Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r | |
4 | \r | |
7ede8060 | 5 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
3cbfba02 DW |
6 | \r |
7 | \r | |
8 | --*/\r | |
9 | \r | |
10 | \r | |
11 | /*++\r | |
12 | \r | |
13 | Module Name:\r | |
14 | \r | |
15 | CEATA.h\r | |
16 | \r | |
17 | Abstract:\r | |
18 | \r | |
19 | Header file for chipset CE-AT spec.\r | |
20 | \r | |
21 | --*/\r | |
22 | \r | |
23 | #ifndef _CE_ATA_H\r | |
24 | #define _CE_ATA_H\r | |
25 | \r | |
26 | #pragma pack(1)\r | |
27 | \r | |
28 | \r | |
29 | #define DATA_UNIT_SIZE 512\r | |
30 | \r | |
31 | \r | |
32 | #define CMD60 60\r | |
33 | #define CMD61 61\r | |
34 | \r | |
35 | \r | |
36 | #define RW_MULTIPLE_REGISTER CMD60\r | |
37 | #define RW_MULTIPLE_BLOCK CMD61\r | |
38 | \r | |
39 | \r | |
40 | #define CE_ATA_SIG_CE 0xCE\r | |
41 | #define CE_ATA_SIG_AA 0xAA\r | |
42 | \r | |
43 | \r | |
44 | #define Reg_Features_Exp 01\r | |
45 | #define Reg_SectorCount_Exp 02\r | |
46 | #define Reg_LBALow_Exp 03\r | |
47 | #define Reg_LBAMid_Exp 04\r | |
48 | #define Reg_LBAHigh_Exp 05\r | |
49 | #define Reg_Control 06\r | |
50 | #define Reg_Features_Error 09\r | |
51 | #define Reg_SectorCount 10\r | |
52 | #define Reg_LBALow 11\r | |
53 | #define Reg_LBAMid 12\r | |
54 | #define Reg_LBAHigh 13\r | |
55 | #define Reg_Device_Head 14\r | |
56 | #define Reg_Command_Status 15\r | |
57 | \r | |
58 | #define Reg_scrTempC 0x80\r | |
59 | #define Reg_scrTempMaxP 0x84\r | |
60 | #define Reg_scrTempMinP 0x88\r | |
61 | #define Reg_scrStatus 0x8C\r | |
62 | #define Reg_scrReallocsA 0x90\r | |
63 | #define Reg_scrERetractsA 0x94\r | |
64 | #define Reg_scrCapabilities 0x98\r | |
65 | #define Reg_scrControl 0xC0\r | |
66 | \r | |
67 | \r | |
68 | \r | |
69 | typedef struct {\r | |
70 | UINT8 Reserved0;\r | |
71 | UINT8 Features_Exp;\r | |
72 | UINT8 SectorCount_Exp;\r | |
73 | UINT8 LBALow_Exp;\r | |
74 | UINT8 LBAMid_Exp;\r | |
75 | UINT8 LBAHigh_Exp;\r | |
76 | UINT8 Control;\r | |
77 | UINT8 Reserved1[2];\r | |
78 | UINT8 Features_Error;\r | |
79 | UINT8 SectorCount;\r | |
80 | UINT8 LBALow;\r | |
81 | UINT8 LBAMid;\r | |
82 | UINT8 LBAHigh;\r | |
83 | UINT8 Device_Head;\r | |
84 | UINT8 Command_Status;\r | |
85 | } TASK_FILE;\r | |
86 | \r | |
87 | \r | |
88 | //\r | |
89 | //Reduced ATA command set\r | |
90 | //\r | |
91 | #define IDENTIFY_DEVICE 0xEC\r | |
92 | #define READ_DMA_EXT 0x25\r | |
93 | #define WRITE_DMA_EXT 0x35\r | |
94 | #define STANDBY_IMMEDIATE 0xE0\r | |
95 | #define FLUSH_CACHE_EXT 0xEA\r | |
96 | \r | |
97 | \r | |
98 | \r | |
99 | typedef struct {\r | |
100 | UINT16 Reserved0[10];\r | |
101 | UINT16 SerialNumber[10];\r | |
102 | UINT16 Reserved1[3];\r | |
103 | UINT16 FirmwareRevision[4];\r | |
104 | UINT16 ModelNumber[20];\r | |
105 | UINT16 Reserved2[33];\r | |
106 | UINT16 MajorVersion;\r | |
107 | UINT16 Reserved3[19];\r | |
108 | UINT16 MaximumLBA[4];\r | |
109 | UINT16 Reserved4[2];\r | |
110 | UINT16 Sectorsize;\r | |
111 | UINT16 Reserved5;\r | |
112 | UINT16 DeviceGUID[4];\r | |
113 | UINT16 Reserved6[94];\r | |
114 | UINT16 Features;\r | |
115 | UINT16 MaxWritesPerAddress;\r | |
116 | UINT16 Reserved7[47];\r | |
117 | UINT16 IntegrityWord;\r | |
118 | } IDENTIFY_DEVICE_DATA;\r | |
119 | \r | |
120 | \r | |
121 | \r | |
122 | \r | |
123 | \r | |
124 | #pragma pack()\r | |
125 | \r | |
126 | #endif\r |