]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
1da177e4 | 2 | /* |
1da177e4 LT |
3 | * S390 low-level entry points. |
4 | * | |
a53c8fab | 5 | * Copyright IBM Corp. 1999, 2012 |
1da177e4 | 6 | * Author(s): Martin Schwidefsky (schwidefsky@de.ibm.com), |
25d83cbf HC |
7 | * Hartmut Penner (hp@de.ibm.com), |
8 | * Denis Joseph Barrow (djbarrow@de.ibm.com,barrow_dj@yahoo.com), | |
77fa2245 | 9 | * Heiko Carstens <heiko.carstens@de.ibm.com> |
1da177e4 LT |
10 | */ |
11 | ||
2bc89b5e | 12 | #include <linux/init.h> |
144d634a | 13 | #include <linux/linkage.h> |
eb608fb3 | 14 | #include <asm/processor.h> |
1da177e4 | 15 | #include <asm/cache.h> |
3037a52f | 16 | #include <asm/ctl_reg.h> |
1da177e4 LT |
17 | #include <asm/errno.h> |
18 | #include <asm/ptrace.h> | |
19 | #include <asm/thread_info.h> | |
0013a854 | 20 | #include <asm/asm-offsets.h> |
1da177e4 LT |
21 | #include <asm/unistd.h> |
22 | #include <asm/page.h> | |
eb546195 | 23 | #include <asm/sigp.h> |
1f44a225 | 24 | #include <asm/irq.h> |
9977e886 | 25 | #include <asm/vx-insn.h> |
83abeffb HB |
26 | #include <asm/setup.h> |
27 | #include <asm/nmi.h> | |
711f5df7 | 28 | #include <asm/export.h> |
1da177e4 | 29 | |
c5328901 MS |
30 | __PT_R0 = __PT_GPRS |
31 | __PT_R1 = __PT_GPRS + 8 | |
32 | __PT_R2 = __PT_GPRS + 16 | |
33 | __PT_R3 = __PT_GPRS + 24 | |
34 | __PT_R4 = __PT_GPRS + 32 | |
35 | __PT_R5 = __PT_GPRS + 40 | |
36 | __PT_R6 = __PT_GPRS + 48 | |
37 | __PT_R7 = __PT_GPRS + 56 | |
38 | __PT_R8 = __PT_GPRS + 64 | |
39 | __PT_R9 = __PT_GPRS + 72 | |
40 | __PT_R10 = __PT_GPRS + 80 | |
41 | __PT_R11 = __PT_GPRS + 88 | |
42 | __PT_R12 = __PT_GPRS + 96 | |
43 | __PT_R13 = __PT_GPRS + 104 | |
44 | __PT_R14 = __PT_GPRS + 112 | |
45 | __PT_R15 = __PT_GPRS + 120 | |
1da177e4 | 46 | |
3a890380 | 47 | STACK_SHIFT = PAGE_SHIFT + THREAD_SIZE_ORDER |
1da177e4 | 48 | STACK_SIZE = 1 << STACK_SHIFT |
dc7ee00d | 49 | STACK_INIT = STACK_SIZE - STACK_FRAME_OVERHEAD - __PT_SIZE |
1da177e4 | 50 | |
2a0a5b22 | 51 | _TIF_WORK = (_TIF_SIGPENDING | _TIF_NOTIFY_RESUME | _TIF_NEED_RESCHED | \ |
76f1948a | 52 | _TIF_UPROBE | _TIF_GUARDED_STORAGE | _TIF_PATCH_PENDING) |
d3a73acb MS |
53 | _TIF_TRACE = (_TIF_SYSCALL_TRACE | _TIF_SYSCALL_AUDIT | _TIF_SECCOMP | \ |
54 | _TIF_SYSCALL_TRACEPOINT) | |
b5a882fc HC |
55 | _CIF_WORK = (_CIF_MCCK_PENDING | _CIF_ASCE_PRIMARY | \ |
56 | _CIF_ASCE_SECONDARY | _CIF_FPU) | |
23fefe11 | 57 | _PIF_WORK = (_PIF_PER_TRAP | _PIF_SYSCALL_RESTART) |
1da177e4 | 58 | |
9977e886 | 59 | #define BASED(name) name-cleanup_critical(%r13) |
1da177e4 | 60 | |
1f194a4c | 61 | .macro TRACE_IRQS_ON |
c5328901 | 62 | #ifdef CONFIG_TRACE_IRQFLAGS |
6a2df3a8 MS |
63 | basr %r2,%r0 |
64 | brasl %r14,trace_hardirqs_on_caller | |
c5328901 | 65 | #endif |
1f194a4c HC |
66 | .endm |
67 | ||
68 | .macro TRACE_IRQS_OFF | |
c5328901 | 69 | #ifdef CONFIG_TRACE_IRQFLAGS |
6a2df3a8 MS |
70 | basr %r2,%r0 |
71 | brasl %r14,trace_hardirqs_off_caller | |
411788ea | 72 | #endif |
c5328901 | 73 | .endm |
411788ea | 74 | |
411788ea | 75 | .macro LOCKDEP_SYS_EXIT |
c5328901 MS |
76 | #ifdef CONFIG_LOCKDEP |
77 | tm __PT_PSW+1(%r11),0x01 # returning to user ? | |
78 | jz .+10 | |
411788ea | 79 | brasl %r14,lockdep_sys_exit |
1f194a4c | 80 | #endif |
1da177e4 | 81 | .endm |
1da177e4 | 82 | |
c5328901 | 83 | .macro CHECK_STACK stacksize,savearea |
63b12246 | 84 | #ifdef CONFIG_CHECK_STACK |
c5328901 MS |
85 | tml %r15,\stacksize - CONFIG_STACK_GUARD |
86 | lghi %r14,\savearea | |
87 | jz stack_overflow | |
63b12246 | 88 | #endif |
63b12246 MS |
89 | .endm |
90 | ||
2acb94f4 | 91 | .macro SWITCH_ASYNC savearea,timer |
c5328901 MS |
92 | tmhh %r8,0x0001 # interrupting from user ? |
93 | jnz 1f | |
94 | lgr %r14,%r9 | |
95 | slg %r14,BASED(.Lcritical_start) | |
96 | clg %r14,BASED(.Lcritical_length) | |
1da177e4 | 97 | jhe 0f |
c5328901 | 98 | lghi %r11,\savearea # inside critical section, do cleanup |
1da177e4 | 99 | brasl %r14,cleanup_critical |
c5328901 | 100 | tmhh %r8,0x0001 # retest problem state after cleanup |
1da177e4 | 101 | jnz 1f |
2acb94f4 | 102 | 0: lg %r14,__LC_ASYNC_STACK # are we already on the async stack? |
1da177e4 | 103 | slgr %r14,%r15 |
2acb94f4 | 104 | srag %r14,%r14,STACK_SHIFT |
a359bb11 | 105 | jnz 2f |
2acb94f4 | 106 | CHECK_STACK 1<<STACK_SHIFT,\savearea |
dc7ee00d | 107 | aghi %r15,-(STACK_FRAME_OVERHEAD + __PT_SIZE) |
a359bb11 | 108 | j 3f |
34525e1f | 109 | 1: UPDATE_VTIME %r14,%r15,\timer |
2acb94f4 | 110 | 2: lg %r15,__LC_ASYNC_STACK # load async stack |
a359bb11 | 111 | 3: la %r11,STACK_FRAME_OVERHEAD(%r15) |
25d83cbf | 112 | .endm |
1da177e4 | 113 | |
a359bb11 MS |
114 | .macro UPDATE_VTIME w1,w2,enter_timer |
115 | lg \w1,__LC_EXIT_TIMER | |
116 | lg \w2,__LC_LAST_UPDATE_TIMER | |
117 | slg \w1,\enter_timer | |
118 | slg \w2,__LC_EXIT_TIMER | |
119 | alg \w1,__LC_USER_TIMER | |
120 | alg \w2,__LC_SYSTEM_TIMER | |
121 | stg \w1,__LC_USER_TIMER | |
122 | stg \w2,__LC_SYSTEM_TIMER | |
c5328901 | 123 | mvc __LC_LAST_UPDATE_TIMER(8),\enter_timer |
1da177e4 LT |
124 | .endm |
125 | ||
1e54622e | 126 | .macro REENABLE_IRQS |
c5328901 MS |
127 | stg %r8,__LC_RETURN_PSW |
128 | ni __LC_RETURN_PSW,0xbf | |
129 | ssm __LC_RETURN_PSW | |
1e54622e MS |
130 | .endm |
131 | ||
473e66ba | 132 | .macro STCK savearea |
d652d596 | 133 | #ifdef CONFIG_HAVE_MARCH_Z9_109_FEATURES |
473e66ba HC |
134 | .insn s,0xb27c0000,\savearea # store clock fast |
135 | #else | |
136 | .insn s,0xb2050000,\savearea # store clock | |
137 | #endif | |
138 | .endm | |
139 | ||
83abeffb HB |
140 | /* |
141 | * The TSTMSK macro generates a test-under-mask instruction by | |
142 | * calculating the memory offset for the specified mask value. | |
143 | * Mask value can be any constant. The macro shifts the mask | |
144 | * value to calculate the memory offset for the test-under-mask | |
145 | * instruction. | |
146 | */ | |
147 | .macro TSTMSK addr, mask, size=8, bytepos=0 | |
148 | .if (\bytepos < \size) && (\mask >> 8) | |
149 | .if (\mask & 0xff) | |
150 | .error "Mask exceeds byte boundary" | |
151 | .endif | |
152 | TSTMSK \addr, "(\mask >> 8)", \size, "(\bytepos + 1)" | |
153 | .exitm | |
154 | .endif | |
155 | .ifeq \mask | |
156 | .error "Mask must not be zero" | |
157 | .endif | |
158 | off = \size - \bytepos - 1 | |
159 | tm off+\addr, \mask | |
160 | .endm | |
161 | ||
860dba45 | 162 | .section .kprobes.text, "ax" |
46210c44 HC |
163 | .Ldummy: |
164 | /* | |
165 | * This nop exists only in order to avoid that __switch_to starts at | |
166 | * the beginning of the kprobes text section. In that case we would | |
167 | * have several symbols at the same address. E.g. objdump would take | |
168 | * an arbitrary symbol name when disassembling this code. | |
169 | * With the added nop in between the __switch_to symbol is unique | |
170 | * again. | |
171 | */ | |
172 | nop 0 | |
860dba45 | 173 | |
1da177e4 LT |
174 | /* |
175 | * Scheduler resume function, called by switch_to | |
176 | * gpr2 = (task_struct *) prev | |
177 | * gpr3 = (task_struct *) next | |
178 | * Returns: | |
179 | * gpr2 = prev | |
180 | */ | |
144d634a | 181 | ENTRY(__switch_to) |
eda0c6d6 | 182 | stmg %r6,%r15,__SF_GPRS(%r15) # store gprs of prev task |
3827ec3d MS |
183 | lgr %r1,%r2 |
184 | aghi %r1,__TASK_thread # thread_struct of prev task | |
d5c352cd | 185 | lg %r5,__TASK_stack(%r3) # start of kernel stack of next |
3827ec3d MS |
186 | stg %r15,__THREAD_ksp(%r1) # store kernel stack of prev |
187 | lgr %r1,%r3 | |
188 | aghi %r1,__TASK_thread # thread_struct of next task | |
eda0c6d6 | 189 | lgr %r15,%r5 |
dc7ee00d | 190 | aghi %r15,STACK_INIT # end of kernel stack of next |
eda0c6d6 | 191 | stg %r3,__LC_CURRENT # store task struct of next |
eda0c6d6 | 192 | stg %r15,__LC_KERNEL_STACK # store end of kernel stack |
3827ec3d | 193 | lg %r15,__THREAD_ksp(%r1) # load kernel stack of next |
e22cf8ca | 194 | mvc __LC_CURRENT_PID(4,%r0),__TASK_pid(%r3) # store pid of next |
d3a73acb | 195 | lmg %r6,%r15,__SF_GPRS(%r15) # load gprs of next task |
e22cf8ca CB |
196 | TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_LPP |
197 | bzr %r14 | |
198 | .insn s,0xb2800000,__LC_LPP # set program parameter | |
1da177e4 LT |
199 | br %r14 |
200 | ||
86ed42f4 | 201 | .L__critical_start: |
d0fc4107 MS |
202 | |
203 | #if IS_ENABLED(CONFIG_KVM) | |
204 | /* | |
205 | * sie64a calling convention: | |
206 | * %r2 pointer to sie control block | |
207 | * %r3 guest register save area | |
208 | */ | |
209 | ENTRY(sie64a) | |
210 | stmg %r6,%r14,__SF_GPRS(%r15) # save kernel registers | |
211 | stg %r2,__SF_EMPTY(%r15) # save control block pointer | |
212 | stg %r3,__SF_EMPTY+8(%r15) # save guest register save area | |
e22cf8ca | 213 | xc __SF_EMPTY+16(8,%r15),__SF_EMPTY+16(%r15) # reason code = 0 |
83abeffb | 214 | TSTMSK __LC_CPU_FLAGS,_CIF_FPU # load guest fp/vx registers ? |
d0fc4107 | 215 | jno .Lsie_load_guest_gprs |
d0fc4107 MS |
216 | brasl %r14,load_fpu_regs # load guest fp/vx regs |
217 | .Lsie_load_guest_gprs: | |
218 | lmg %r0,%r13,0(%r3) # load guest gprs 0-13 | |
219 | lg %r14,__LC_GMAP # get gmap pointer | |
220 | ltgr %r14,%r14 | |
221 | jz .Lsie_gmap | |
222 | lctlg %c1,%c1,__GMAP_ASCE(%r14) # load primary asce | |
223 | .Lsie_gmap: | |
224 | lg %r14,__SF_EMPTY(%r15) # get control block pointer | |
225 | oi __SIE_PROG0C+3(%r14),1 # we are going into SIE now | |
226 | tm __SIE_PROG20+3(%r14),3 # last exit... | |
227 | jnz .Lsie_skip | |
83abeffb | 228 | TSTMSK __LC_CPU_FLAGS,_CIF_FPU |
d0fc4107 | 229 | jo .Lsie_skip # exit if fp/vx regs changed |
c929500d | 230 | .Lsie_entry: |
d0fc4107 | 231 | sie 0(%r14) |
d0fc4107 MS |
232 | .Lsie_skip: |
233 | ni __SIE_PROG0C+3(%r14),0xfe # no longer in SIE | |
234 | lctlg %c1,%c1,__LC_USER_ASCE # load primary asce | |
235 | .Lsie_done: | |
236 | # some program checks are suppressing. C code (e.g. do_protection_exception) | |
c0e7bb38 CB |
237 | # will rewind the PSW by the ILC, which is often 4 bytes in case of SIE. There |
238 | # are some corner cases (e.g. runtime instrumentation) where ILC is unpredictable. | |
239 | # Other instructions between sie64a and .Lsie_done should not cause program | |
240 | # interrupts. So lets use 3 nops as a landing pad for all possible rewinds. | |
d0fc4107 | 241 | # See also .Lcleanup_sie |
c0e7bb38 CB |
242 | .Lrewind_pad6: |
243 | nopr 7 | |
244 | .Lrewind_pad4: | |
245 | nopr 7 | |
246 | .Lrewind_pad2: | |
247 | nopr 7 | |
d0fc4107 MS |
248 | .globl sie_exit |
249 | sie_exit: | |
250 | lg %r14,__SF_EMPTY+8(%r15) # load guest register save area | |
251 | stmg %r0,%r13,0(%r14) # save guest gprs 0-13 | |
252 | lmg %r6,%r14,__SF_GPRS(%r15) # restore kernel registers | |
e22cf8ca | 253 | lg %r2,__SF_EMPTY+16(%r15) # return exit reason code |
d0fc4107 MS |
254 | br %r14 |
255 | .Lsie_fault: | |
256 | lghi %r14,-EFAULT | |
e22cf8ca | 257 | stg %r14,__SF_EMPTY+16(%r15) # set exit reason code |
d0fc4107 MS |
258 | j sie_exit |
259 | ||
c0e7bb38 CB |
260 | EX_TABLE(.Lrewind_pad6,.Lsie_fault) |
261 | EX_TABLE(.Lrewind_pad4,.Lsie_fault) | |
262 | EX_TABLE(.Lrewind_pad2,.Lsie_fault) | |
d0fc4107 | 263 | EX_TABLE(sie_exit,.Lsie_fault) |
711f5df7 AV |
264 | EXPORT_SYMBOL(sie64a) |
265 | EXPORT_SYMBOL(sie_exit) | |
d0fc4107 MS |
266 | #endif |
267 | ||
1da177e4 LT |
268 | /* |
269 | * SVC interrupt handler routine. System calls are synchronous events and | |
270 | * are executed with interrupts enabled. | |
271 | */ | |
272 | ||
144d634a | 273 | ENTRY(system_call) |
c185b783 | 274 | stpt __LC_SYNC_ENTER_TIMER |
86ed42f4 | 275 | .Lsysc_stmg: |
c5328901 | 276 | stmg %r8,%r15,__LC_SAVE_AREA_SYNC |
d5c352cd | 277 | lg %r12,__LC_CURRENT |
34525e1f | 278 | lghi %r13,__TASK_thread |
d3a73acb | 279 | lghi %r14,_PIF_SYSCALL |
86ed42f4 | 280 | .Lsysc_per: |
c5328901 | 281 | lg %r15,__LC_KERNEL_STACK |
c5328901 | 282 | la %r11,STACK_FRAME_OVERHEAD(%r15) # pointer to pt_regs |
a359bb11 | 283 | .Lsysc_vtime: |
34525e1f | 284 | UPDATE_VTIME %r8,%r9,__LC_SYNC_ENTER_TIMER |
c5328901 MS |
285 | stmg %r0,%r7,__PT_R0(%r11) |
286 | mvc __PT_R8(64,%r11),__LC_SAVE_AREA_SYNC | |
287 | mvc __PT_PSW(16,%r11),__LC_SVC_OLD_PSW | |
aa33c8cb | 288 | mvc __PT_INT_CODE(4,%r11),__LC_SVC_ILC |
d3a73acb | 289 | stg %r14,__PT_FLAGS(%r11) |
86ed42f4 | 290 | .Lsysc_do_svc: |
ef280c85 | 291 | # load address of system call table |
ef280c85 | 292 | lg %r10,__THREAD_sysc_table(%r13,%r12) |
aa33c8cb | 293 | llgh %r8,__PT_INT_CODE+2(%r11) |
c5328901 | 294 | slag %r8,%r8,2 # shift and test for svc 0 |
86ed42f4 | 295 | jnz .Lsysc_nr_ok |
1da177e4 | 296 | # svc 0: system call number in %r1 |
c5328901 | 297 | llgfr %r1,%r1 # clear high word in r1 |
86f2552b | 298 | cghi %r1,NR_syscalls |
86ed42f4 | 299 | jnl .Lsysc_nr_ok |
aa33c8cb | 300 | sth %r1,__PT_INT_CODE+2(%r11) |
c5328901 | 301 | slag %r8,%r1,2 |
86ed42f4 | 302 | .Lsysc_nr_ok: |
c5328901 MS |
303 | xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15) |
304 | stg %r2,__PT_ORIG_GPR2(%r11) | |
305 | stg %r7,STACK_FRAME_OVERHEAD(%r15) | |
306 | lgf %r9,0(%r8,%r10) # get system call add. | |
83abeffb | 307 | TSTMSK __TI_flags(%r12),_TIF_TRACE |
86ed42f4 | 308 | jnz .Lsysc_tracesys |
c5328901 MS |
309 | basr %r14,%r9 # call sys_xxxx |
310 | stg %r2,__PT_R2(%r11) # store return value | |
1da177e4 | 311 | |
86ed42f4 | 312 | .Lsysc_return: |
6a2df3a8 | 313 | LOCKDEP_SYS_EXIT |
86ed42f4 | 314 | .Lsysc_tif: |
83abeffb | 315 | TSTMSK __PT_FLAGS(%r11),_PIF_WORK |
86ed42f4 | 316 | jnz .Lsysc_work |
83abeffb | 317 | TSTMSK __TI_flags(%r12),_TIF_WORK |
86ed42f4 | 318 | jnz .Lsysc_work # check for work |
83abeffb | 319 | TSTMSK __LC_CPU_FLAGS,_CIF_WORK |
86ed42f4 MS |
320 | jnz .Lsysc_work |
321 | .Lsysc_restore: | |
c5328901 MS |
322 | lg %r14,__LC_VDSO_PER_CPU |
323 | lmg %r0,%r10,__PT_R0(%r11) | |
324 | mvc __LC_RETURN_PSW(16),__PT_PSW(%r11) | |
07a63cbe | 325 | .Lsysc_exit_timer: |
c5328901 MS |
326 | stpt __LC_EXIT_TIMER |
327 | mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER | |
328 | lmg %r11,%r15,__PT_R11(%r11) | |
329 | lpswe __LC_RETURN_PSW | |
86ed42f4 | 330 | .Lsysc_done: |
411788ea | 331 | |
43d399d2 MS |
332 | # |
333 | # One of the work bits is on. Find out which one. | |
334 | # | |
86ed42f4 | 335 | .Lsysc_work: |
83abeffb | 336 | TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING |
86ed42f4 | 337 | jo .Lsysc_mcck_pending |
83abeffb | 338 | TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED |
86ed42f4 | 339 | jo .Lsysc_reschedule |
23fefe11 MS |
340 | TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL_RESTART |
341 | jo .Lsysc_syscall_restart | |
2a0a5b22 | 342 | #ifdef CONFIG_UPROBES |
83abeffb | 343 | TSTMSK __TI_flags(%r12),_TIF_UPROBE |
86ed42f4 | 344 | jo .Lsysc_uprobe_notify |
2a0a5b22 | 345 | #endif |
916cda1a MS |
346 | TSTMSK __TI_flags(%r12),_TIF_GUARDED_STORAGE |
347 | jo .Lsysc_guarded_storage | |
83abeffb | 348 | TSTMSK __PT_FLAGS(%r11),_PIF_PER_TRAP |
86ed42f4 | 349 | jo .Lsysc_singlestep |
2f09ca60 MB |
350 | #ifdef CONFIG_LIVEPATCH |
351 | TSTMSK __TI_flags(%r12),_TIF_PATCH_PENDING | |
352 | jo .Lsysc_patch_pending # handle live patching just before | |
353 | # signals and possible syscall restart | |
354 | #endif | |
23fefe11 MS |
355 | TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL_RESTART |
356 | jo .Lsysc_syscall_restart | |
83abeffb | 357 | TSTMSK __TI_flags(%r12),_TIF_SIGPENDING |
86ed42f4 | 358 | jo .Lsysc_sigpending |
83abeffb | 359 | TSTMSK __TI_flags(%r12),_TIF_NOTIFY_RESUME |
86ed42f4 | 360 | jo .Lsysc_notify_resume |
83abeffb | 361 | TSTMSK __LC_CPU_FLAGS,_CIF_FPU |
9977e886 | 362 | jo .Lsysc_vxrs |
b5a882fc HC |
363 | TSTMSK __LC_CPU_FLAGS,(_CIF_ASCE_PRIMARY|_CIF_ASCE_SECONDARY) |
364 | jnz .Lsysc_asce | |
86ed42f4 | 365 | j .Lsysc_return # beware of critical section cleanup |
1da177e4 LT |
366 | |
367 | # | |
368 | # _TIF_NEED_RESCHED is set, call schedule | |
25d83cbf | 369 | # |
86ed42f4 MS |
370 | .Lsysc_reschedule: |
371 | larl %r14,.Lsysc_return | |
c5328901 | 372 | jg schedule |
1da177e4 | 373 | |
77fa2245 | 374 | # |
d3a73acb | 375 | # _CIF_MCCK_PENDING is set, call handler |
77fa2245 | 376 | # |
86ed42f4 MS |
377 | .Lsysc_mcck_pending: |
378 | larl %r14,.Lsysc_return | |
25d83cbf | 379 | jg s390_handle_mcck # TIF bit will be cleared by handler |
77fa2245 | 380 | |
457f2180 | 381 | # |
0aaba41b | 382 | # _CIF_ASCE_PRIMARY and/or _CIF_ASCE_SECONDARY set, load user space asce |
457f2180 | 383 | # |
b5a882fc | 384 | .Lsysc_asce: |
0aaba41b MS |
385 | ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_SECONDARY |
386 | lctlg %c7,%c7,__LC_VDSO_ASCE # load secondary asce | |
387 | TSTMSK __LC_CPU_FLAGS,_CIF_ASCE_PRIMARY | |
388 | jz .Lsysc_return | |
389 | #ifndef CONFIG_HAVE_MARCH_Z10_FEATURES | |
390 | tm __LC_STFLE_FAC_LIST+3,0x10 # has MVCOS ? | |
391 | jnz .Lsysc_set_fs_fixup | |
606aa4aa | 392 | ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_PRIMARY |
457f2180 | 393 | lctlg %c1,%c1,__LC_USER_ASCE # load primary asce |
0aaba41b MS |
394 | j .Lsysc_return |
395 | .Lsysc_set_fs_fixup: | |
396 | #endif | |
b5a882fc HC |
397 | larl %r14,.Lsysc_return |
398 | jg set_fs_fixup | |
457f2180 | 399 | |
9977e886 HB |
400 | # |
401 | # CIF_FPU is set, restore floating-point controls and floating-point registers. | |
402 | # | |
403 | .Lsysc_vxrs: | |
404 | larl %r14,.Lsysc_return | |
405 | jg load_fpu_regs | |
406 | ||
1da177e4 | 407 | # |
02a029b3 | 408 | # _TIF_SIGPENDING is set, call do_signal |
1da177e4 | 409 | # |
86ed42f4 | 410 | .Lsysc_sigpending: |
c5328901 MS |
411 | lgr %r2,%r11 # pass pointer to pt_regs |
412 | brasl %r14,do_signal | |
83abeffb | 413 | TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL |
86ed42f4 | 414 | jno .Lsysc_return |
57d7f939 MS |
415 | .Lsysc_do_syscall: |
416 | lghi %r13,__TASK_thread | |
c5328901 | 417 | lmg %r2,%r7,__PT_R2(%r11) # load svc arguments |
57d7f939 MS |
418 | lghi %r1,0 # svc 0 returns -ENOSYS |
419 | j .Lsysc_do_svc | |
1da177e4 | 420 | |
753c4dd6 MS |
421 | # |
422 | # _TIF_NOTIFY_RESUME is set, call do_notify_resume | |
423 | # | |
86ed42f4 | 424 | .Lsysc_notify_resume: |
c5328901 | 425 | lgr %r2,%r11 # pass pointer to pt_regs |
86ed42f4 | 426 | larl %r14,.Lsysc_return |
c5328901 | 427 | jg do_notify_resume |
753c4dd6 | 428 | |
2a0a5b22 JW |
429 | # |
430 | # _TIF_UPROBE is set, call uprobe_notify_resume | |
431 | # | |
432 | #ifdef CONFIG_UPROBES | |
86ed42f4 | 433 | .Lsysc_uprobe_notify: |
2a0a5b22 | 434 | lgr %r2,%r11 # pass pointer to pt_regs |
86ed42f4 | 435 | larl %r14,.Lsysc_return |
2a0a5b22 JW |
436 | jg uprobe_notify_resume |
437 | #endif | |
438 | ||
916cda1a MS |
439 | # |
440 | # _TIF_GUARDED_STORAGE is set, call guarded_storage_load | |
441 | # | |
442 | .Lsysc_guarded_storage: | |
443 | lgr %r2,%r11 # pass pointer to pt_regs | |
444 | larl %r14,.Lsysc_return | |
445 | jg gs_load_bc_cb | |
2f09ca60 MB |
446 | # |
447 | # _TIF_PATCH_PENDING is set, call klp_update_patch_state | |
448 | # | |
449 | #ifdef CONFIG_LIVEPATCH | |
450 | .Lsysc_patch_pending: | |
451 | lg %r2,__LC_CURRENT # pass pointer to task struct | |
452 | larl %r14,.Lsysc_return | |
453 | jg klp_update_patch_state | |
454 | #endif | |
916cda1a | 455 | |
1da177e4 | 456 | # |
d3a73acb | 457 | # _PIF_PER_TRAP is set, call do_per_trap |
1da177e4 | 458 | # |
86ed42f4 | 459 | .Lsysc_singlestep: |
d3a73acb | 460 | ni __PT_FLAGS+7(%r11),255-_PIF_PER_TRAP |
c5328901 | 461 | lgr %r2,%r11 # pass pointer to pt_regs |
86ed42f4 | 462 | larl %r14,.Lsysc_return |
5e9a2692 | 463 | jg do_per_trap |
1da177e4 | 464 | |
23fefe11 MS |
465 | # |
466 | # _PIF_SYSCALL_RESTART is set, repeat the current system call | |
467 | # | |
468 | .Lsysc_syscall_restart: | |
469 | ni __PT_FLAGS+7(%r11),255-_PIF_SYSCALL_RESTART | |
470 | lmg %r1,%r7,__PT_R1(%r11) # load svc arguments | |
471 | lg %r2,__PT_ORIG_GPR2(%r11) | |
472 | j .Lsysc_do_svc | |
473 | ||
1da177e4 | 474 | # |
753c4dd6 MS |
475 | # call tracehook_report_syscall_entry/tracehook_report_syscall_exit before |
476 | # and after the system call | |
1da177e4 | 477 | # |
86ed42f4 | 478 | .Lsysc_tracesys: |
c5328901 | 479 | lgr %r2,%r11 # pass pointer to pt_regs |
1da177e4 | 480 | la %r3,0 |
aa33c8cb | 481 | llgh %r0,__PT_INT_CODE+2(%r11) |
c5328901 | 482 | stg %r0,__PT_R2(%r11) |
753c4dd6 | 483 | brasl %r14,do_syscall_trace_enter |
1da177e4 | 484 | lghi %r0,NR_syscalls |
753c4dd6 | 485 | clgr %r0,%r2 |
86ed42f4 | 486 | jnh .Lsysc_tracenogo |
c5328901 MS |
487 | sllg %r8,%r2,2 |
488 | lgf %r9,0(%r8,%r10) | |
86ed42f4 | 489 | .Lsysc_tracego: |
c5328901 MS |
490 | lmg %r3,%r7,__PT_R3(%r11) |
491 | stg %r7,STACK_FRAME_OVERHEAD(%r15) | |
492 | lg %r2,__PT_ORIG_GPR2(%r11) | |
493 | basr %r14,%r9 # call sys_xxx | |
494 | stg %r2,__PT_R2(%r11) # store return value | |
86ed42f4 | 495 | .Lsysc_tracenogo: |
83abeffb | 496 | TSTMSK __TI_flags(%r12),_TIF_TRACE |
86ed42f4 | 497 | jz .Lsysc_return |
c5328901 | 498 | lgr %r2,%r11 # pass pointer to pt_regs |
86ed42f4 | 499 | larl %r14,.Lsysc_return |
753c4dd6 | 500 | jg do_syscall_trace_exit |
1da177e4 LT |
501 | |
502 | # | |
503 | # a new process exits the kernel with ret_from_fork | |
504 | # | |
144d634a | 505 | ENTRY(ret_from_fork) |
c5328901 | 506 | la %r11,STACK_FRAME_OVERHEAD(%r15) |
d5c352cd | 507 | lg %r12,__LC_CURRENT |
37fe5d41 AV |
508 | brasl %r14,schedule_tail |
509 | TRACE_IRQS_ON | |
510 | ssm __LC_SVC_NEW_PSW # reenable interrupts | |
30dcb099 | 511 | tm __PT_PSW+1(%r11),0x01 # forking a kernel thread ? |
86ed42f4 | 512 | jne .Lsysc_tracenogo |
30dcb099 AV |
513 | # it's a kernel thread |
514 | lmg %r9,%r10,__PT_R9(%r11) # load gprs | |
37fe5d41 AV |
515 | ENTRY(kernel_thread_starter) |
516 | la %r2,0(%r10) | |
517 | basr %r14,%r9 | |
86ed42f4 | 518 | j .Lsysc_tracenogo |
1da177e4 LT |
519 | |
520 | /* | |
521 | * Program check handler routine | |
522 | */ | |
523 | ||
144d634a | 524 | ENTRY(pgm_check_handler) |
c185b783 | 525 | stpt __LC_SYNC_ENTER_TIMER |
c5328901 MS |
526 | stmg %r8,%r15,__LC_SAVE_AREA_SYNC |
527 | lg %r10,__LC_LAST_BREAK | |
d5c352cd | 528 | lg %r12,__LC_CURRENT |
c771320e | 529 | lghi %r11,0 |
9977e886 | 530 | larl %r13,cleanup_critical |
c5328901 | 531 | lmg %r8,%r9,__LC_PGM_OLD_PSW |
c5328901 | 532 | tmhh %r8,0x0001 # test problem state bit |
d0fc4107 MS |
533 | jnz 2f # -> fault in user space |
534 | #if IS_ENABLED(CONFIG_KVM) | |
0a5e2ec2 | 535 | # cleanup critical section for program checks in sie64a |
d0fc4107 MS |
536 | lgr %r14,%r9 |
537 | slg %r14,BASED(.Lsie_critical_start) | |
538 | clg %r14,BASED(.Lsie_critical_length) | |
539 | jhe 0f | |
0a5e2ec2 MS |
540 | lg %r14,__SF_EMPTY(%r15) # get control block pointer |
541 | ni __SIE_PROG0C+3(%r14),0xfe # no longer in SIE | |
542 | lctlg %c1,%c1,__LC_USER_ASCE # load primary asce | |
543 | larl %r9,sie_exit # skip forward to sie_exit | |
c771320e | 544 | lghi %r11,_PIF_GUEST_FAULT |
d0fc4107 MS |
545 | #endif |
546 | 0: tmhh %r8,0x4000 # PER bit set in old PSW ? | |
547 | jnz 1f # -> enabled, can't be a double fault | |
c5328901 | 548 | tm __LC_PGM_ILC+3,0x80 # check for per exception |
86ed42f4 | 549 | jnz .Lpgm_svcper # -> single stepped svc |
d0fc4107 | 550 | 1: CHECK_STACK STACK_SIZE,__LC_SAVE_AREA_SYNC |
dc7ee00d | 551 | aghi %r15,-(STACK_FRAME_OVERHEAD + __PT_SIZE) |
d9fcf2a1 | 552 | j 4f |
34525e1f | 553 | 2: UPDATE_VTIME %r14,%r15,__LC_SYNC_ENTER_TIMER |
c5328901 | 554 | lg %r15,__LC_KERNEL_STACK |
d5c352cd | 555 | lgr %r14,%r12 |
3827ec3d | 556 | aghi %r14,__TASK_thread # pointer to thread_struct |
d35339a4 MS |
557 | lghi %r13,__LC_PGM_TDB |
558 | tm __LC_PGM_ILC+2,0x02 # check for transaction abort | |
d0fc4107 | 559 | jz 3f |
d35339a4 | 560 | mvc __THREAD_trap_tdb(256,%r14),0(%r13) |
d9fcf2a1 | 561 | 3: stg %r10,__THREAD_last_break(%r14) |
c771320e MS |
562 | 4: lgr %r13,%r11 |
563 | la %r11,STACK_FRAME_OVERHEAD(%r15) | |
c5328901 MS |
564 | stmg %r0,%r7,__PT_R0(%r11) |
565 | mvc __PT_R8(64,%r11),__LC_SAVE_AREA_SYNC | |
566 | stmg %r8,%r9,__PT_PSW(%r11) | |
aa33c8cb MS |
567 | mvc __PT_INT_CODE(4,%r11),__LC_PGM_ILC |
568 | mvc __PT_INT_PARM_LONG(8,%r11),__LC_TRANS_EXC_CODE | |
c771320e | 569 | stg %r13,__PT_FLAGS(%r11) |
c5328901 MS |
570 | stg %r10,__PT_ARGS(%r11) |
571 | tm __LC_PGM_ILC+3,0x80 # check for per exception | |
d9fcf2a1 | 572 | jz 5f |
c5328901 | 573 | tmhh %r8,0x0001 # kernel per event ? |
86ed42f4 | 574 | jz .Lpgm_kprobe |
d3a73acb | 575 | oi __PT_FLAGS+7(%r11),_PIF_PER_TRAP |
d35339a4 | 576 | mvc __THREAD_per_address(8,%r14),__LC_PER_ADDRESS |
21ee7ffd JF |
577 | mvc __THREAD_per_cause(2,%r14),__LC_PER_CODE |
578 | mvc __THREAD_per_paid(1,%r14),__LC_PER_ACCESS_ID | |
d9fcf2a1 | 579 | 5: REENABLE_IRQS |
c5328901 | 580 | xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15) |
f5cdac27 | 581 | larl %r1,pgm_check_table |
aa33c8cb MS |
582 | llgh %r10,__PT_INT_CODE+2(%r11) |
583 | nill %r10,0x007f | |
b01a37a7 | 584 | sll %r10,2 |
a359bb11 | 585 | je .Lpgm_return |
b01a37a7 | 586 | lgf %r1,0(%r10,%r1) # load address of handler routine |
c5328901 | 587 | lgr %r2,%r11 # pass pointer to pt_regs |
f5cdac27 | 588 | basr %r14,%r1 # branch to interrupt-handler |
a359bb11 MS |
589 | .Lpgm_return: |
590 | LOCKDEP_SYS_EXIT | |
591 | tm __PT_PSW+1(%r11),0x01 # returning to user ? | |
592 | jno .Lsysc_restore | |
57d7f939 MS |
593 | TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL |
594 | jo .Lsysc_do_syscall | |
a359bb11 | 595 | j .Lsysc_tif |
1da177e4 LT |
596 | |
597 | # | |
c5328901 | 598 | # PER event in supervisor state, must be kprobes |
1da177e4 | 599 | # |
86ed42f4 | 600 | .Lpgm_kprobe: |
c5328901 MS |
601 | REENABLE_IRQS |
602 | xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15) | |
603 | lgr %r2,%r11 # pass pointer to pt_regs | |
604 | brasl %r14,do_per_trap | |
a359bb11 | 605 | j .Lpgm_return |
1da177e4 | 606 | |
4ba069b8 | 607 | # |
c5328901 | 608 | # single stepped system call |
4ba069b8 | 609 | # |
86ed42f4 | 610 | .Lpgm_svcper: |
c5328901 | 611 | mvc __LC_RETURN_PSW(8),__LC_SVC_NEW_PSW |
d24b98e3 | 612 | lghi %r13,__TASK_thread |
86ed42f4 | 613 | larl %r14,.Lsysc_per |
c5328901 | 614 | stg %r14,__LC_RETURN_PSW+8 |
d3a73acb | 615 | lghi %r14,_PIF_SYSCALL | _PIF_PER_TRAP |
86ed42f4 | 616 | lpswe __LC_RETURN_PSW # branch to .Lsysc_per and enable irqs |
4ba069b8 | 617 | |
1da177e4 LT |
618 | /* |
619 | * IO interrupt handler routine | |
620 | */ | |
144d634a | 621 | ENTRY(io_int_handler) |
473e66ba | 622 | STCK __LC_INT_CLOCK |
9cfb9b3c | 623 | stpt __LC_ASYNC_ENTER_TIMER |
c5328901 | 624 | stmg %r8,%r15,__LC_SAVE_AREA_ASYNC |
d5c352cd | 625 | lg %r12,__LC_CURRENT |
9977e886 | 626 | larl %r13,cleanup_critical |
c5328901 | 627 | lmg %r8,%r9,__LC_IO_OLD_PSW |
2acb94f4 | 628 | SWITCH_ASYNC __LC_SAVE_AREA_ASYNC,__LC_ASYNC_ENTER_TIMER |
c5328901 MS |
629 | stmg %r0,%r7,__PT_R0(%r11) |
630 | mvc __PT_R8(64,%r11),__LC_SAVE_AREA_ASYNC | |
631 | stmg %r8,%r9,__PT_PSW(%r11) | |
48f6b00c | 632 | mvc __PT_INT_CODE(12,%r11),__LC_SUBCHANNEL_ID |
d3a73acb | 633 | xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11) |
db7e007f HC |
634 | TSTMSK __LC_CPU_FLAGS,_CIF_IGNORE_IRQ |
635 | jo .Lio_restore | |
1f194a4c | 636 | TRACE_IRQS_OFF |
c5328901 | 637 | xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15) |
86ed42f4 | 638 | .Lio_loop: |
c5328901 | 639 | lgr %r2,%r11 # pass pointer to pt_regs |
1f44a225 MS |
640 | lghi %r3,IO_INTERRUPT |
641 | tm __PT_INT_CODE+8(%r11),0x80 # adapter interrupt ? | |
86ed42f4 | 642 | jz .Lio_call |
1f44a225 | 643 | lghi %r3,THIN_INTERRUPT |
86ed42f4 | 644 | .Lio_call: |
c5328901 | 645 | brasl %r14,do_IRQ |
83abeffb | 646 | TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_LPAR |
86ed42f4 | 647 | jz .Lio_return |
48f6b00c | 648 | tpi 0 |
86ed42f4 | 649 | jz .Lio_return |
48f6b00c | 650 | mvc __PT_INT_CODE(12,%r11),__LC_SUBCHANNEL_ID |
86ed42f4 MS |
651 | j .Lio_loop |
652 | .Lio_return: | |
6a2df3a8 MS |
653 | LOCKDEP_SYS_EXIT |
654 | TRACE_IRQS_ON | |
86ed42f4 | 655 | .Lio_tif: |
83abeffb | 656 | TSTMSK __TI_flags(%r12),_TIF_WORK |
86ed42f4 | 657 | jnz .Lio_work # there is work to do (signals etc.) |
83abeffb | 658 | TSTMSK __LC_CPU_FLAGS,_CIF_WORK |
86ed42f4 MS |
659 | jnz .Lio_work |
660 | .Lio_restore: | |
c5328901 MS |
661 | lg %r14,__LC_VDSO_PER_CPU |
662 | lmg %r0,%r10,__PT_R0(%r11) | |
663 | mvc __LC_RETURN_PSW(16),__PT_PSW(%r11) | |
07a63cbe | 664 | .Lio_exit_timer: |
c5328901 MS |
665 | stpt __LC_EXIT_TIMER |
666 | mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER | |
667 | lmg %r11,%r15,__PT_R11(%r11) | |
668 | lpswe __LC_RETURN_PSW | |
86ed42f4 | 669 | .Lio_done: |
1da177e4 | 670 | |
2688905e | 671 | # |
43d399d2 | 672 | # There is work todo, find out in which context we have been interrupted: |
d3a73acb | 673 | # 1) if we return to user space we can do all _TIF_WORK work |
43d399d2 MS |
674 | # 2) if we return to kernel code and kvm is enabled check if we need to |
675 | # modify the psw to leave SIE | |
676 | # 3) if we return to kernel code and preemptive scheduling is enabled check | |
677 | # the preemption counter and if it is zero call preempt_schedule_irq | |
678 | # Before any work can be done, a switch to the kernel stack is required. | |
2688905e | 679 | # |
86ed42f4 | 680 | .Lio_work: |
c5328901 | 681 | tm __PT_PSW+1(%r11),0x01 # returning to user ? |
86ed42f4 | 682 | jo .Lio_work_user # yes -> do resched & signal |
43d399d2 | 683 | #ifdef CONFIG_PREEMPT |
2688905e | 684 | # check for preemptive scheduling |
c360192b | 685 | icm %r0,15,__LC_PREEMPT_COUNT |
86ed42f4 | 686 | jnz .Lio_restore # preemption is disabled |
83abeffb | 687 | TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED |
86ed42f4 | 688 | jno .Lio_restore |
1da177e4 | 689 | # switch to kernel stack |
c5328901 MS |
690 | lg %r1,__PT_R15(%r11) |
691 | aghi %r1,-(STACK_FRAME_OVERHEAD + __PT_SIZE) | |
692 | mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11) | |
693 | xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1) | |
694 | la %r11,STACK_FRAME_OVERHEAD(%r1) | |
1da177e4 | 695 | lgr %r15,%r1 |
86ed42f4 | 696 | # TRACE_IRQS_ON already done at .Lio_return, call |
6a2df3a8 MS |
697 | # TRACE_IRQS_OFF to keep things symmetrical |
698 | TRACE_IRQS_OFF | |
699 | brasl %r14,preempt_schedule_irq | |
86ed42f4 | 700 | j .Lio_return |
6a2df3a8 | 701 | #else |
86ed42f4 | 702 | j .Lio_restore |
6a2df3a8 | 703 | #endif |
1da177e4 | 704 | |
43d399d2 MS |
705 | # |
706 | # Need to do work before returning to userspace, switch to kernel stack | |
707 | # | |
86ed42f4 | 708 | .Lio_work_user: |
1da177e4 | 709 | lg %r1,__LC_KERNEL_STACK |
c5328901 MS |
710 | mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11) |
711 | xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1) | |
712 | la %r11,STACK_FRAME_OVERHEAD(%r1) | |
1da177e4 | 713 | lgr %r15,%r1 |
43d399d2 | 714 | |
1da177e4 LT |
715 | # |
716 | # One of the work bits is on. Find out which one. | |
1da177e4 | 717 | # |
86ed42f4 | 718 | .Lio_work_tif: |
83abeffb | 719 | TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING |
86ed42f4 | 720 | jo .Lio_mcck_pending |
83abeffb | 721 | TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED |
86ed42f4 | 722 | jo .Lio_reschedule |
2f09ca60 MB |
723 | #ifdef CONFIG_LIVEPATCH |
724 | TSTMSK __TI_flags(%r12),_TIF_PATCH_PENDING | |
725 | jo .Lio_patch_pending | |
726 | #endif | |
83abeffb | 727 | TSTMSK __TI_flags(%r12),_TIF_SIGPENDING |
86ed42f4 | 728 | jo .Lio_sigpending |
83abeffb | 729 | TSTMSK __TI_flags(%r12),_TIF_NOTIFY_RESUME |
86ed42f4 | 730 | jo .Lio_notify_resume |
916cda1a MS |
731 | TSTMSK __TI_flags(%r12),_TIF_GUARDED_STORAGE |
732 | jo .Lio_guarded_storage | |
83abeffb | 733 | TSTMSK __LC_CPU_FLAGS,_CIF_FPU |
9977e886 | 734 | jo .Lio_vxrs |
b5a882fc HC |
735 | TSTMSK __LC_CPU_FLAGS,(_CIF_ASCE_PRIMARY|_CIF_ASCE_SECONDARY) |
736 | jnz .Lio_asce | |
86ed42f4 | 737 | j .Lio_return # beware of critical section cleanup |
0eaeafa1 | 738 | |
77fa2245 | 739 | # |
d3a73acb | 740 | # _CIF_MCCK_PENDING is set, call handler |
77fa2245 | 741 | # |
86ed42f4 MS |
742 | .Lio_mcck_pending: |
743 | # TRACE_IRQS_ON already done at .Lio_return | |
b771aeac | 744 | brasl %r14,s390_handle_mcck # TIF bit will be cleared by handler |
6a2df3a8 | 745 | TRACE_IRQS_OFF |
86ed42f4 | 746 | j .Lio_return |
77fa2245 | 747 | |
457f2180 | 748 | # |
b5a882fc | 749 | # _CIF_ASCE_PRIMARY and/or CIF_ASCE_SECONDARY set, load user space asce |
457f2180 | 750 | # |
b5a882fc | 751 | .Lio_asce: |
0aaba41b MS |
752 | ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_SECONDARY |
753 | lctlg %c7,%c7,__LC_VDSO_ASCE # load secondary asce | |
754 | TSTMSK __LC_CPU_FLAGS,_CIF_ASCE_PRIMARY | |
755 | jz .Lio_return | |
756 | #ifndef CONFIG_HAVE_MARCH_Z10_FEATURES | |
757 | tm __LC_STFLE_FAC_LIST+3,0x10 # has MVCOS ? | |
758 | jnz .Lio_set_fs_fixup | |
606aa4aa | 759 | ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_PRIMARY |
457f2180 | 760 | lctlg %c1,%c1,__LC_USER_ASCE # load primary asce |
0aaba41b MS |
761 | j .Lio_return |
762 | .Lio_set_fs_fixup: | |
763 | #endif | |
b5a882fc HC |
764 | larl %r14,.Lio_return |
765 | jg set_fs_fixup | |
457f2180 | 766 | |
9977e886 HB |
767 | # |
768 | # CIF_FPU is set, restore floating-point controls and floating-point registers. | |
769 | # | |
770 | .Lio_vxrs: | |
771 | larl %r14,.Lio_return | |
772 | jg load_fpu_regs | |
773 | ||
916cda1a MS |
774 | # |
775 | # _TIF_GUARDED_STORAGE is set, call guarded_storage_load | |
776 | # | |
777 | .Lio_guarded_storage: | |
778 | # TRACE_IRQS_ON already done at .Lio_return | |
779 | ssm __LC_SVC_NEW_PSW # reenable interrupts | |
780 | lgr %r2,%r11 # pass pointer to pt_regs | |
781 | brasl %r14,gs_load_bc_cb | |
782 | ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts | |
783 | TRACE_IRQS_OFF | |
784 | j .Lio_return | |
785 | ||
1da177e4 LT |
786 | # |
787 | # _TIF_NEED_RESCHED is set, call schedule | |
25d83cbf | 788 | # |
86ed42f4 MS |
789 | .Lio_reschedule: |
790 | # TRACE_IRQS_ON already done at .Lio_return | |
c5328901 | 791 | ssm __LC_SVC_NEW_PSW # reenable interrupts |
25d83cbf | 792 | brasl %r14,schedule # call scheduler |
c5328901 | 793 | ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts |
411788ea | 794 | TRACE_IRQS_OFF |
86ed42f4 | 795 | j .Lio_return |
1da177e4 | 796 | |
2f09ca60 MB |
797 | # |
798 | # _TIF_PATCH_PENDING is set, call klp_update_patch_state | |
799 | # | |
800 | #ifdef CONFIG_LIVEPATCH | |
801 | .Lio_patch_pending: | |
802 | lg %r2,__LC_CURRENT # pass pointer to task struct | |
803 | larl %r14,.Lio_return | |
804 | jg klp_update_patch_state | |
805 | #endif | |
806 | ||
1da177e4 | 807 | # |
02a029b3 | 808 | # _TIF_SIGPENDING or is set, call do_signal |
1da177e4 | 809 | # |
86ed42f4 MS |
810 | .Lio_sigpending: |
811 | # TRACE_IRQS_ON already done at .Lio_return | |
c5328901 MS |
812 | ssm __LC_SVC_NEW_PSW # reenable interrupts |
813 | lgr %r2,%r11 # pass pointer to pt_regs | |
814 | brasl %r14,do_signal | |
815 | ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts | |
411788ea | 816 | TRACE_IRQS_OFF |
86ed42f4 | 817 | j .Lio_return |
1da177e4 | 818 | |
753c4dd6 MS |
819 | # |
820 | # _TIF_NOTIFY_RESUME or is set, call do_notify_resume | |
821 | # | |
86ed42f4 MS |
822 | .Lio_notify_resume: |
823 | # TRACE_IRQS_ON already done at .Lio_return | |
c5328901 MS |
824 | ssm __LC_SVC_NEW_PSW # reenable interrupts |
825 | lgr %r2,%r11 # pass pointer to pt_regs | |
826 | brasl %r14,do_notify_resume | |
827 | ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts | |
753c4dd6 | 828 | TRACE_IRQS_OFF |
86ed42f4 | 829 | j .Lio_return |
753c4dd6 | 830 | |
1da177e4 LT |
831 | /* |
832 | * External interrupt handler routine | |
833 | */ | |
144d634a | 834 | ENTRY(ext_int_handler) |
473e66ba | 835 | STCK __LC_INT_CLOCK |
9cfb9b3c | 836 | stpt __LC_ASYNC_ENTER_TIMER |
c5328901 | 837 | stmg %r8,%r15,__LC_SAVE_AREA_ASYNC |
d5c352cd | 838 | lg %r12,__LC_CURRENT |
9977e886 | 839 | larl %r13,cleanup_critical |
c5328901 | 840 | lmg %r8,%r9,__LC_EXT_OLD_PSW |
2acb94f4 | 841 | SWITCH_ASYNC __LC_SAVE_AREA_ASYNC,__LC_ASYNC_ENTER_TIMER |
c5328901 MS |
842 | stmg %r0,%r7,__PT_R0(%r11) |
843 | mvc __PT_R8(64,%r11),__LC_SAVE_AREA_ASYNC | |
844 | stmg %r8,%r9,__PT_PSW(%r11) | |
48f6b00c MS |
845 | lghi %r1,__LC_EXT_PARAMS2 |
846 | mvc __PT_INT_CODE(4,%r11),__LC_EXT_CPU_ADDR | |
847 | mvc __PT_INT_PARM(4,%r11),__LC_EXT_PARAMS | |
848 | mvc __PT_INT_PARM_LONG(8,%r11),0(%r1) | |
d3a73acb | 849 | xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11) |
db7e007f HC |
850 | TSTMSK __LC_CPU_FLAGS,_CIF_IGNORE_IRQ |
851 | jo .Lio_restore | |
1f194a4c | 852 | TRACE_IRQS_OFF |
0de9db37 | 853 | xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15) |
c5328901 | 854 | lgr %r2,%r11 # pass pointer to pt_regs |
1f44a225 MS |
855 | lghi %r3,EXT_INTERRUPT |
856 | brasl %r14,do_IRQ | |
86ed42f4 | 857 | j .Lio_return |
1da177e4 | 858 | |
4c1051e3 | 859 | /* |
86ed42f4 | 860 | * Load idle PSW. The second "half" of this function is in .Lcleanup_idle. |
4c1051e3 MS |
861 | */ |
862 | ENTRY(psw_idle) | |
27f6b416 | 863 | stg %r3,__SF_EMPTY(%r15) |
86ed42f4 | 864 | larl %r1,.Lpsw_idle_lpsw+4 |
4c1051e3 | 865 | stg %r1,__SF_EMPTY+8(%r15) |
72d38b19 MS |
866 | #ifdef CONFIG_SMP |
867 | larl %r1,smp_cpu_mtid | |
868 | llgf %r1,0(%r1) | |
869 | ltgr %r1,%r1 | |
870 | jz .Lpsw_idle_stcctm | |
871 | .insn rsy,0xeb0000000017,%r1,5,__SF_EMPTY+16(%r15) | |
872 | .Lpsw_idle_stcctm: | |
873 | #endif | |
419123f9 | 874 | oi __LC_CPU_FLAGS+7,_CIF_ENABLED_WAIT |
27f6b416 MS |
875 | STCK __CLOCK_IDLE_ENTER(%r2) |
876 | stpt __TIMER_IDLE_ENTER(%r2) | |
86ed42f4 | 877 | .Lpsw_idle_lpsw: |
4c1051e3 MS |
878 | lpswe __SF_EMPTY(%r15) |
879 | br %r14 | |
86ed42f4 | 880 | .Lpsw_idle_end: |
4c1051e3 | 881 | |
b5510d9b HB |
882 | /* |
883 | * Store floating-point controls and floating-point or vector register | |
884 | * depending whether the vector facility is available. A critical section | |
885 | * cleanup assures that the registers are stored even if interrupted for | |
886 | * some other work. The CIF_FPU flag is set to trigger a lazy restore | |
887 | * of the register contents at return from io or a system call. | |
9977e886 HB |
888 | */ |
889 | ENTRY(save_fpu_regs) | |
d0164ee2 HB |
890 | lg %r2,__LC_CURRENT |
891 | aghi %r2,__TASK_thread | |
83abeffb | 892 | TSTMSK __LC_CPU_FLAGS,_CIF_FPU |
9977e886 | 893 | bor %r14 |
d0164ee2 | 894 | stfpc __THREAD_FPU_fpc(%r2) |
d0164ee2 | 895 | lg %r3,__THREAD_FPU_regs(%r2) |
83abeffb | 896 | TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_VX |
9977e886 | 897 | jz .Lsave_fpu_regs_fp # no -> store FP regs |
9977e886 | 898 | VSTM %v0,%v15,0,%r3 # vstm 0,15,0(3) |
9977e886 HB |
899 | VSTM %v16,%v31,256,%r3 # vstm 16,31,256(3) |
900 | j .Lsave_fpu_regs_done # -> set CIF_FPU flag | |
901 | .Lsave_fpu_regs_fp: | |
902 | std 0,0(%r3) | |
903 | std 1,8(%r3) | |
904 | std 2,16(%r3) | |
905 | std 3,24(%r3) | |
906 | std 4,32(%r3) | |
907 | std 5,40(%r3) | |
908 | std 6,48(%r3) | |
909 | std 7,56(%r3) | |
910 | std 8,64(%r3) | |
911 | std 9,72(%r3) | |
912 | std 10,80(%r3) | |
913 | std 11,88(%r3) | |
914 | std 12,96(%r3) | |
915 | std 13,104(%r3) | |
916 | std 14,112(%r3) | |
917 | std 15,120(%r3) | |
918 | .Lsave_fpu_regs_done: | |
919 | oi __LC_CPU_FLAGS+7,_CIF_FPU | |
920 | br %r14 | |
921 | .Lsave_fpu_regs_end: | |
711f5df7 | 922 | EXPORT_SYMBOL(save_fpu_regs) |
9977e886 | 923 | |
b5510d9b HB |
924 | /* |
925 | * Load floating-point controls and floating-point or vector registers. | |
926 | * A critical section cleanup assures that the register contents are | |
927 | * loaded even if interrupted for some other work. | |
9977e886 HB |
928 | * |
929 | * There are special calling conventions to fit into sysc and io return work: | |
9977e886 HB |
930 | * %r15: <kernel stack> |
931 | * The function requires: | |
b5510d9b | 932 | * %r4 |
9977e886 HB |
933 | */ |
934 | load_fpu_regs: | |
d0164ee2 HB |
935 | lg %r4,__LC_CURRENT |
936 | aghi %r4,__TASK_thread | |
83abeffb | 937 | TSTMSK __LC_CPU_FLAGS,_CIF_FPU |
9977e886 | 938 | bnor %r14 |
d0164ee2 | 939 | lfpc __THREAD_FPU_fpc(%r4) |
83abeffb | 940 | TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_VX |
d0164ee2 | 941 | lg %r4,__THREAD_FPU_regs(%r4) # %r4 <- reg save area |
b5510d9b | 942 | jz .Lload_fpu_regs_fp # -> no VX, load FP regs |
9977e886 | 943 | VLM %v0,%v15,0,%r4 |
9977e886 HB |
944 | VLM %v16,%v31,256,%r4 |
945 | j .Lload_fpu_regs_done | |
9977e886 HB |
946 | .Lload_fpu_regs_fp: |
947 | ld 0,0(%r4) | |
948 | ld 1,8(%r4) | |
949 | ld 2,16(%r4) | |
950 | ld 3,24(%r4) | |
951 | ld 4,32(%r4) | |
952 | ld 5,40(%r4) | |
953 | ld 6,48(%r4) | |
954 | ld 7,56(%r4) | |
955 | ld 8,64(%r4) | |
956 | ld 9,72(%r4) | |
957 | ld 10,80(%r4) | |
958 | ld 11,88(%r4) | |
959 | ld 12,96(%r4) | |
960 | ld 13,104(%r4) | |
961 | ld 14,112(%r4) | |
962 | ld 15,120(%r4) | |
963 | .Lload_fpu_regs_done: | |
964 | ni __LC_CPU_FLAGS+7,255-_CIF_FPU | |
965 | br %r14 | |
966 | .Lload_fpu_regs_end: | |
967 | ||
86ed42f4 | 968 | .L__critical_end: |
ae6aa2ea | 969 | |
1da177e4 LT |
970 | /* |
971 | * Machine check handler routines | |
972 | */ | |
144d634a | 973 | ENTRY(mcck_int_handler) |
473e66ba | 974 | STCK __LC_MCCK_CLOCK |
3037a52f MS |
975 | la %r1,4095 # validate r1 |
976 | spt __LC_CPU_TIMER_SAVE_AREA-4095(%r1) # validate cpu timer | |
977 | sckc __LC_CLOCK_COMPARATOR # validate comparator | |
978 | lam %a0,%a15,__LC_AREGS_SAVE_AREA-4095(%r1) # validate acrs | |
979 | lmg %r0,%r15,__LC_GPREGS_SAVE_AREA-4095(%r1)# validate gprs | |
d5c352cd | 980 | lg %r12,__LC_CURRENT |
9977e886 | 981 | larl %r13,cleanup_critical |
c5328901 | 982 | lmg %r8,%r9,__LC_MCK_OLD_PSW |
83abeffb | 983 | TSTMSK __LC_MCCK_CODE,MCCK_CODE_SYSTEM_DAMAGE |
86ed42f4 | 984 | jo .Lmcck_panic # yes -> rest of mcck code invalid |
3037a52f MS |
985 | TSTMSK __LC_MCCK_CODE,MCCK_CODE_CR_VALID |
986 | jno .Lmcck_panic # control registers invalid -> panic | |
987 | la %r14,4095 | |
988 | lctlg %c0,%c15,__LC_CREGS_SAVE_AREA-4095(%r14) # validate ctl regs | |
989 | ptlb | |
2a2d7bef | 990 | lg %r11,__LC_MCESAD-4095(%r14) # extended machine check save area |
3037a52f MS |
991 | nill %r11,0xfc00 # MCESA_ORIGIN_MASK |
992 | TSTMSK __LC_CREGS_SAVE_AREA+16-4095(%r14),CR2_GUARDED_STORAGE | |
993 | jno 0f | |
994 | TSTMSK __LC_MCCK_CODE,MCCK_CODE_GS_VALID | |
995 | jno 0f | |
996 | .insn rxy,0xe3000000004d,0,__MCESA_GS_SAVE_AREA(%r11) # LGSC | |
997 | 0: l %r14,__LC_FP_CREG_SAVE_AREA-4095(%r14) | |
998 | TSTMSK __LC_MCCK_CODE,MCCK_CODE_FC_VALID | |
999 | jo 0f | |
1000 | sr %r14,%r14 | |
1001 | 0: sfpc %r14 | |
1002 | TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_VX | |
1003 | jo 0f | |
1004 | lghi %r14,__LC_FPREGS_SAVE_AREA | |
1005 | ld %f0,0(%r14) | |
1006 | ld %f1,8(%r14) | |
1007 | ld %f2,16(%r14) | |
1008 | ld %f3,24(%r14) | |
1009 | ld %f4,32(%r14) | |
1010 | ld %f5,40(%r14) | |
1011 | ld %f6,48(%r14) | |
1012 | ld %f7,56(%r14) | |
1013 | ld %f8,64(%r14) | |
1014 | ld %f9,72(%r14) | |
1015 | ld %f10,80(%r14) | |
1016 | ld %f11,88(%r14) | |
1017 | ld %f12,96(%r14) | |
1018 | ld %f13,104(%r14) | |
1019 | ld %f14,112(%r14) | |
1020 | ld %f15,120(%r14) | |
1021 | j 1f | |
1022 | 0: VLM %v0,%v15,0,%r11 | |
1023 | VLM %v16,%v31,256,%r11 | |
1024 | 1: lghi %r14,__LC_CPU_TIMER_SAVE_AREA | |
c5328901 | 1025 | mvc __LC_MCCK_ENTER_TIMER(8),0(%r14) |
83abeffb | 1026 | TSTMSK __LC_MCCK_CODE,MCCK_CODE_CPU_TIMER_VALID |
c5328901 | 1027 | jo 3f |
63b12246 MS |
1028 | la %r14,__LC_SYNC_ENTER_TIMER |
1029 | clc 0(8,%r14),__LC_ASYNC_ENTER_TIMER | |
1030 | jl 0f | |
1031 | la %r14,__LC_ASYNC_ENTER_TIMER | |
1032 | 0: clc 0(8,%r14),__LC_EXIT_TIMER | |
c5328901 | 1033 | jl 1f |
63b12246 | 1034 | la %r14,__LC_EXIT_TIMER |
c5328901 MS |
1035 | 1: clc 0(8,%r14),__LC_LAST_UPDATE_TIMER |
1036 | jl 2f | |
63b12246 | 1037 | la %r14,__LC_LAST_UPDATE_TIMER |
c5328901 | 1038 | 2: spt 0(%r14) |
6377981f | 1039 | mvc __LC_MCCK_ENTER_TIMER(8),0(%r14) |
3037a52f MS |
1040 | 3: TSTMSK __LC_MCCK_CODE,MCCK_CODE_PSW_MWP_VALID |
1041 | jno .Lmcck_panic | |
1042 | tmhh %r8,0x0001 # interrupting from user ? | |
1043 | jnz 4f | |
1044 | TSTMSK __LC_MCCK_CODE,MCCK_CODE_PSW_IA_VALID | |
1045 | jno .Lmcck_panic | |
1046 | 4: SWITCH_ASYNC __LC_GPREGS_SAVE_AREA+64,__LC_MCCK_ENTER_TIMER | |
86ed42f4 | 1047 | .Lmcck_skip: |
6551fbdf MS |
1048 | lghi %r14,__LC_GPREGS_SAVE_AREA+64 |
1049 | stmg %r0,%r7,__PT_R0(%r11) | |
1050 | mvc __PT_R8(64,%r11),0(%r14) | |
c5328901 | 1051 | stmg %r8,%r9,__PT_PSW(%r11) |
d3a73acb | 1052 | xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11) |
c5328901 MS |
1053 | xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15) |
1054 | lgr %r2,%r11 # pass pointer to pt_regs | |
77fa2245 | 1055 | brasl %r14,s390_do_machine_check |
c5328901 | 1056 | tm __PT_PSW+1(%r11),0x01 # returning to user ? |
86ed42f4 | 1057 | jno .Lmcck_return |
77fa2245 | 1058 | lg %r1,__LC_KERNEL_STACK # switch to kernel stack |
c5328901 MS |
1059 | mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11) |
1060 | xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1) | |
1061 | la %r11,STACK_FRAME_OVERHEAD(%r1) | |
77fa2245 | 1062 | lgr %r15,%r1 |
c5328901 | 1063 | ssm __LC_PGM_NEW_PSW # turn dat on, keep irqs off |
83abeffb | 1064 | TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING |
86ed42f4 | 1065 | jno .Lmcck_return |
1f194a4c | 1066 | TRACE_IRQS_OFF |
77fa2245 | 1067 | brasl %r14,s390_handle_mcck |
1f194a4c | 1068 | TRACE_IRQS_ON |
86ed42f4 | 1069 | .Lmcck_return: |
c5328901 MS |
1070 | lg %r14,__LC_VDSO_PER_CPU |
1071 | lmg %r0,%r10,__PT_R0(%r11) | |
1072 | mvc __LC_RETURN_MCCK_PSW(16),__PT_PSW(%r11) # move return PSW | |
63b12246 MS |
1073 | tm __LC_RETURN_MCCK_PSW+1,0x01 # returning to user ? |
1074 | jno 0f | |
1075 | stpt __LC_EXIT_TIMER | |
c5328901 MS |
1076 | mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER |
1077 | 0: lmg %r11,%r15,__PT_R11(%r11) | |
1078 | lpswe __LC_RETURN_MCCK_PSW | |
1079 | ||
86ed42f4 | 1080 | .Lmcck_panic: |
c5328901 | 1081 | lg %r15,__LC_PANIC_STACK |
ce4dda3f | 1082 | la %r11,STACK_FRAME_OVERHEAD(%r15) |
86ed42f4 | 1083 | j .Lmcck_skip |
1da177e4 | 1084 | |
7dd6b334 MH |
1085 | # |
1086 | # PSW restart interrupt handler | |
1087 | # | |
8b646bd7 | 1088 | ENTRY(restart_int_handler) |
e22cf8ca CB |
1089 | TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_LPP |
1090 | jz 0f | |
1091 | .insn s,0xb2800000,__LC_LPP | |
1092 | 0: stg %r15,__LC_SAVE_AREA_RESTART | |
8b646bd7 | 1093 | lg %r15,__LC_RESTART_STACK |
c5328901 | 1094 | aghi %r15,-__PT_SIZE # create pt_regs on stack |
8b646bd7 | 1095 | xc 0(__PT_SIZE,%r15),0(%r15) |
c5328901 MS |
1096 | stmg %r0,%r14,__PT_R0(%r15) |
1097 | mvc __PT_R15(8,%r15),__LC_SAVE_AREA_RESTART | |
1098 | mvc __PT_PSW(16,%r15),__LC_RST_OLD_PSW # store restart old psw | |
8b646bd7 MS |
1099 | aghi %r15,-STACK_FRAME_OVERHEAD # create stack frame on stack |
1100 | xc 0(STACK_FRAME_OVERHEAD,%r15),0(%r15) | |
fbe76568 HC |
1101 | lg %r1,__LC_RESTART_FN # load fn, parm & source cpu |
1102 | lg %r2,__LC_RESTART_DATA | |
1103 | lg %r3,__LC_RESTART_SOURCE | |
8b646bd7 MS |
1104 | ltgr %r3,%r3 # test source cpu address |
1105 | jm 1f # negative -> skip source stop | |
eb546195 | 1106 | 0: sigp %r4,%r3,SIGP_SENSE # sigp sense to source cpu |
8b646bd7 MS |
1107 | brc 10,0b # wait for status stored |
1108 | 1: basr %r14,%r1 # call function | |
1109 | stap __SF_EMPTY(%r15) # store cpu address | |
1110 | llgh %r3,__SF_EMPTY(%r15) | |
eb546195 | 1111 | 2: sigp %r4,%r3,SIGP_STOP # sigp stop to current cpu |
8b646bd7 MS |
1112 | brc 2,2b |
1113 | 3: j 3b | |
7dd6b334 | 1114 | |
860dba45 MS |
1115 | .section .kprobes.text, "ax" |
1116 | ||
1da177e4 LT |
1117 | #ifdef CONFIG_CHECK_STACK |
1118 | /* | |
1119 | * The synchronous or the asynchronous stack overflowed. We are dead. | |
1120 | * No need to properly save the registers, we are going to panic anyway. | |
1121 | * Setup a pt_regs so that show_trace can provide a good call trace. | |
1122 | */ | |
1123 | stack_overflow: | |
dc7ee00d MS |
1124 | lg %r15,__LC_PANIC_STACK # change to panic stack |
1125 | la %r11,STACK_FRAME_OVERHEAD(%r15) | |
c5328901 MS |
1126 | stmg %r0,%r7,__PT_R0(%r11) |
1127 | stmg %r8,%r9,__PT_PSW(%r11) | |
1128 | mvc __PT_R8(64,%r11),0(%r14) | |
1129 | stg %r10,__PT_ORIG_GPR2(%r11) # store last break to orig_gpr2 | |
c5328901 MS |
1130 | xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15) |
1131 | lgr %r2,%r11 # pass pointer to pt_regs | |
1da177e4 LT |
1132 | jg kernel_stack_overflow |
1133 | #endif | |
1134 | ||
1da177e4 | 1135 | cleanup_critical: |
d0fc4107 MS |
1136 | #if IS_ENABLED(CONFIG_KVM) |
1137 | clg %r9,BASED(.Lcleanup_table_sie) # .Lsie_gmap | |
1138 | jl 0f | |
1139 | clg %r9,BASED(.Lcleanup_table_sie+8)# .Lsie_done | |
1140 | jl .Lcleanup_sie | |
1141 | #endif | |
86ed42f4 | 1142 | clg %r9,BASED(.Lcleanup_table) # system_call |
1da177e4 | 1143 | jl 0f |
86ed42f4 MS |
1144 | clg %r9,BASED(.Lcleanup_table+8) # .Lsysc_do_svc |
1145 | jl .Lcleanup_system_call | |
1146 | clg %r9,BASED(.Lcleanup_table+16) # .Lsysc_tif | |
1da177e4 | 1147 | jl 0f |
86ed42f4 MS |
1148 | clg %r9,BASED(.Lcleanup_table+24) # .Lsysc_restore |
1149 | jl .Lcleanup_sysc_tif | |
1150 | clg %r9,BASED(.Lcleanup_table+32) # .Lsysc_done | |
1151 | jl .Lcleanup_sysc_restore | |
1152 | clg %r9,BASED(.Lcleanup_table+40) # .Lio_tif | |
63b12246 | 1153 | jl 0f |
86ed42f4 MS |
1154 | clg %r9,BASED(.Lcleanup_table+48) # .Lio_restore |
1155 | jl .Lcleanup_io_tif | |
1156 | clg %r9,BASED(.Lcleanup_table+56) # .Lio_done | |
1157 | jl .Lcleanup_io_restore | |
1158 | clg %r9,BASED(.Lcleanup_table+64) # psw_idle | |
4c1051e3 | 1159 | jl 0f |
86ed42f4 MS |
1160 | clg %r9,BASED(.Lcleanup_table+72) # .Lpsw_idle_end |
1161 | jl .Lcleanup_idle | |
9977e886 HB |
1162 | clg %r9,BASED(.Lcleanup_table+80) # save_fpu_regs |
1163 | jl 0f | |
1164 | clg %r9,BASED(.Lcleanup_table+88) # .Lsave_fpu_regs_end | |
1165 | jl .Lcleanup_save_fpu_regs | |
1166 | clg %r9,BASED(.Lcleanup_table+96) # load_fpu_regs | |
1167 | jl 0f | |
1168 | clg %r9,BASED(.Lcleanup_table+104) # .Lload_fpu_regs_end | |
1169 | jl .Lcleanup_load_fpu_regs | |
c5328901 MS |
1170 | 0: br %r14 |
1171 | ||
d0fc4107 MS |
1172 | .align 8 |
1173 | .Lcleanup_table: | |
1174 | .quad system_call | |
1175 | .quad .Lsysc_do_svc | |
1176 | .quad .Lsysc_tif | |
1177 | .quad .Lsysc_restore | |
1178 | .quad .Lsysc_done | |
1179 | .quad .Lio_tif | |
1180 | .quad .Lio_restore | |
1181 | .quad .Lio_done | |
1182 | .quad psw_idle | |
1183 | .quad .Lpsw_idle_end | |
1184 | .quad save_fpu_regs | |
1185 | .quad .Lsave_fpu_regs_end | |
1186 | .quad load_fpu_regs | |
1187 | .quad .Lload_fpu_regs_end | |
d0fc4107 MS |
1188 | |
1189 | #if IS_ENABLED(CONFIG_KVM) | |
1190 | .Lcleanup_table_sie: | |
1191 | .quad .Lsie_gmap | |
1192 | .quad .Lsie_done | |
1193 | ||
1194 | .Lcleanup_sie: | |
c929500d QH |
1195 | cghi %r11,__LC_SAVE_AREA_ASYNC #Is this in normal interrupt? |
1196 | je 1f | |
1197 | slg %r9,BASED(.Lsie_crit_mcck_start) | |
1198 | clg %r9,BASED(.Lsie_crit_mcck_length) | |
1199 | jh 1f | |
1200 | oi __LC_CPU_FLAGS+7, _CIF_MCCK_GUEST | |
1201 | 1: lg %r9,__SF_EMPTY(%r15) # get control block pointer | |
e22cf8ca | 1202 | ni __SIE_PROG0C+3(%r9),0xfe # no longer in SIE |
d0fc4107 MS |
1203 | lctlg %c1,%c1,__LC_USER_ASCE # load primary asce |
1204 | larl %r9,sie_exit # skip forward to sie_exit | |
1205 | br %r14 | |
1206 | #endif | |
1da177e4 | 1207 | |
86ed42f4 | 1208 | .Lcleanup_system_call: |
c5328901 | 1209 | # check if stpt has been executed |
86ed42f4 | 1210 | clg %r9,BASED(.Lcleanup_system_call_insn) |
1da177e4 LT |
1211 | jh 0f |
1212 | mvc __LC_SYNC_ENTER_TIMER(8),__LC_ASYNC_ENTER_TIMER | |
c5328901 | 1213 | cghi %r11,__LC_SAVE_AREA_ASYNC |
6377981f | 1214 | je 0f |
c5328901 MS |
1215 | mvc __LC_SYNC_ENTER_TIMER(8),__LC_MCCK_ENTER_TIMER |
1216 | 0: # check if stmg has been executed | |
86ed42f4 | 1217 | clg %r9,BASED(.Lcleanup_system_call_insn+8) |
1da177e4 | 1218 | jh 0f |
c5328901 MS |
1219 | mvc __LC_SAVE_AREA_SYNC(64),0(%r11) |
1220 | 0: # check if base register setup + TIF bit load has been done | |
86ed42f4 | 1221 | clg %r9,BASED(.Lcleanup_system_call_insn+16) |
c5328901 | 1222 | jhe 0f |
34525e1f MS |
1223 | # set up saved register r12 task struct pointer |
1224 | stg %r12,32(%r11) | |
1225 | # set up saved register r13 __TASK_thread offset | |
1226 | mvc 40(8,%r11),BASED(.Lcleanup_system_call_const) | |
c5328901 | 1227 | 0: # check if the user time update has been done |
86ed42f4 | 1228 | clg %r9,BASED(.Lcleanup_system_call_insn+24) |
c5328901 MS |
1229 | jh 0f |
1230 | lg %r15,__LC_EXIT_TIMER | |
1231 | slg %r15,__LC_SYNC_ENTER_TIMER | |
1232 | alg %r15,__LC_USER_TIMER | |
1233 | stg %r15,__LC_USER_TIMER | |
1234 | 0: # check if the system time update has been done | |
86ed42f4 | 1235 | clg %r9,BASED(.Lcleanup_system_call_insn+32) |
c5328901 MS |
1236 | jh 0f |
1237 | lg %r15,__LC_LAST_UPDATE_TIMER | |
1238 | slg %r15,__LC_EXIT_TIMER | |
1239 | alg %r15,__LC_SYSTEM_TIMER | |
1240 | stg %r15,__LC_SYSTEM_TIMER | |
1241 | 0: # update accounting time stamp | |
1da177e4 | 1242 | mvc __LC_LAST_UPDATE_TIMER(8),__LC_SYNC_ENTER_TIMER |
34525e1f | 1243 | # set up saved register r11 |
c5328901 | 1244 | lg %r15,__LC_KERNEL_STACK |
dc7ee00d MS |
1245 | la %r9,STACK_FRAME_OVERHEAD(%r15) |
1246 | stg %r9,24(%r11) # r11 pt_regs pointer | |
c5328901 | 1247 | # fill pt_regs |
dc7ee00d MS |
1248 | mvc __PT_R8(64,%r9),__LC_SAVE_AREA_SYNC |
1249 | stmg %r0,%r7,__PT_R0(%r9) | |
1250 | mvc __PT_PSW(16,%r9),__LC_SVC_OLD_PSW | |
1251 | mvc __PT_INT_CODE(4,%r9),__LC_SVC_ILC | |
d3a73acb MS |
1252 | xc __PT_FLAGS(8,%r9),__PT_FLAGS(%r9) |
1253 | mvi __PT_FLAGS+7(%r9),_PIF_SYSCALL | |
c5328901 | 1254 | # setup saved register r15 |
c5328901 MS |
1255 | stg %r15,56(%r11) # r15 stack pointer |
1256 | # set new psw address and exit | |
86ed42f4 | 1257 | larl %r9,.Lsysc_do_svc |
1da177e4 | 1258 | br %r14 |
86ed42f4 | 1259 | .Lcleanup_system_call_insn: |
25d83cbf | 1260 | .quad system_call |
86ed42f4 MS |
1261 | .quad .Lsysc_stmg |
1262 | .quad .Lsysc_per | |
a359bb11 | 1263 | .quad .Lsysc_vtime+36 |
86ed42f4 | 1264 | .quad .Lsysc_vtime+42 |
34525e1f MS |
1265 | .Lcleanup_system_call_const: |
1266 | .quad __TASK_thread | |
1da177e4 | 1267 | |
86ed42f4 MS |
1268 | .Lcleanup_sysc_tif: |
1269 | larl %r9,.Lsysc_tif | |
1da177e4 LT |
1270 | br %r14 |
1271 | ||
86ed42f4 | 1272 | .Lcleanup_sysc_restore: |
07a63cbe | 1273 | # check if stpt has been executed |
86ed42f4 | 1274 | clg %r9,BASED(.Lcleanup_sysc_restore_insn) |
07a63cbe MS |
1275 | jh 0f |
1276 | mvc __LC_EXIT_TIMER(8),__LC_ASYNC_ENTER_TIMER | |
1277 | cghi %r11,__LC_SAVE_AREA_ASYNC | |
6377981f | 1278 | je 0f |
07a63cbe MS |
1279 | mvc __LC_EXIT_TIMER(8),__LC_MCCK_ENTER_TIMER |
1280 | 0: clg %r9,BASED(.Lcleanup_sysc_restore_insn+8) | |
1281 | je 1f | |
c5328901 MS |
1282 | lg %r9,24(%r11) # get saved pointer to pt_regs |
1283 | mvc __LC_RETURN_PSW(16),__PT_PSW(%r9) | |
1284 | mvc 0(64,%r11),__PT_R8(%r9) | |
1285 | lmg %r0,%r7,__PT_R0(%r9) | |
07a63cbe | 1286 | 1: lmg %r8,%r9,__LC_RETURN_PSW |
1da177e4 | 1287 | br %r14 |
86ed42f4 | 1288 | .Lcleanup_sysc_restore_insn: |
07a63cbe | 1289 | .quad .Lsysc_exit_timer |
86ed42f4 | 1290 | .quad .Lsysc_done - 4 |
1da177e4 | 1291 | |
86ed42f4 MS |
1292 | .Lcleanup_io_tif: |
1293 | larl %r9,.Lio_tif | |
176b1803 MS |
1294 | br %r14 |
1295 | ||
86ed42f4 | 1296 | .Lcleanup_io_restore: |
07a63cbe | 1297 | # check if stpt has been executed |
86ed42f4 | 1298 | clg %r9,BASED(.Lcleanup_io_restore_insn) |
07a63cbe MS |
1299 | jh 0f |
1300 | mvc __LC_EXIT_TIMER(8),__LC_MCCK_ENTER_TIMER | |
1301 | 0: clg %r9,BASED(.Lcleanup_io_restore_insn+8) | |
1302 | je 1f | |
c5328901 MS |
1303 | lg %r9,24(%r11) # get saved r11 pointer to pt_regs |
1304 | mvc __LC_RETURN_PSW(16),__PT_PSW(%r9) | |
c5328901 MS |
1305 | mvc 0(64,%r11),__PT_R8(%r9) |
1306 | lmg %r0,%r7,__PT_R0(%r9) | |
07a63cbe | 1307 | 1: lmg %r8,%r9,__LC_RETURN_PSW |
ae6aa2ea | 1308 | br %r14 |
86ed42f4 | 1309 | .Lcleanup_io_restore_insn: |
07a63cbe | 1310 | .quad .Lio_exit_timer |
86ed42f4 | 1311 | .quad .Lio_done - 4 |
ae6aa2ea | 1312 | |
86ed42f4 | 1313 | .Lcleanup_idle: |
419123f9 | 1314 | ni __LC_CPU_FLAGS+7,255-_CIF_ENABLED_WAIT |
4c1051e3 | 1315 | # copy interrupt clock & cpu timer |
27f6b416 MS |
1316 | mvc __CLOCK_IDLE_EXIT(8,%r2),__LC_INT_CLOCK |
1317 | mvc __TIMER_IDLE_EXIT(8,%r2),__LC_ASYNC_ENTER_TIMER | |
4c1051e3 MS |
1318 | cghi %r11,__LC_SAVE_AREA_ASYNC |
1319 | je 0f | |
27f6b416 MS |
1320 | mvc __CLOCK_IDLE_EXIT(8,%r2),__LC_MCCK_CLOCK |
1321 | mvc __TIMER_IDLE_EXIT(8,%r2),__LC_MCCK_ENTER_TIMER | |
4c1051e3 | 1322 | 0: # check if stck & stpt have been executed |
86ed42f4 | 1323 | clg %r9,BASED(.Lcleanup_idle_insn) |
4c1051e3 | 1324 | jhe 1f |
27f6b416 MS |
1325 | mvc __CLOCK_IDLE_ENTER(8,%r2),__CLOCK_IDLE_EXIT(%r2) |
1326 | mvc __TIMER_IDLE_ENTER(8,%r2),__TIMER_IDLE_EXIT(%r2) | |
72d38b19 MS |
1327 | 1: # calculate idle cycles |
1328 | #ifdef CONFIG_SMP | |
1329 | clg %r9,BASED(.Lcleanup_idle_insn) | |
1330 | jl 3f | |
1331 | larl %r1,smp_cpu_mtid | |
1332 | llgf %r1,0(%r1) | |
1333 | ltgr %r1,%r1 | |
1334 | jz 3f | |
1335 | .insn rsy,0xeb0000000017,%r1,5,__SF_EMPTY+80(%r15) | |
1336 | larl %r3,mt_cycles | |
1337 | ag %r3,__LC_PERCPU_OFFSET | |
1338 | la %r4,__SF_EMPTY+16(%r15) | |
1339 | 2: lg %r0,0(%r3) | |
1340 | slg %r0,0(%r4) | |
1341 | alg %r0,64(%r4) | |
1342 | stg %r0,0(%r3) | |
1343 | la %r3,8(%r3) | |
1344 | la %r4,8(%r4) | |
1345 | brct %r1,2b | |
1346 | #endif | |
1347 | 3: # account system time going idle | |
4c1051e3 | 1348 | lg %r9,__LC_STEAL_TIMER |
27f6b416 | 1349 | alg %r9,__CLOCK_IDLE_ENTER(%r2) |
4c1051e3 MS |
1350 | slg %r9,__LC_LAST_UPDATE_CLOCK |
1351 | stg %r9,__LC_STEAL_TIMER | |
27f6b416 | 1352 | mvc __LC_LAST_UPDATE_CLOCK(8),__CLOCK_IDLE_EXIT(%r2) |
4c1051e3 MS |
1353 | lg %r9,__LC_SYSTEM_TIMER |
1354 | alg %r9,__LC_LAST_UPDATE_TIMER | |
27f6b416 | 1355 | slg %r9,__TIMER_IDLE_ENTER(%r2) |
4c1051e3 | 1356 | stg %r9,__LC_SYSTEM_TIMER |
27f6b416 | 1357 | mvc __LC_LAST_UPDATE_TIMER(8),__TIMER_IDLE_EXIT(%r2) |
4c1051e3 | 1358 | # prepare return psw |
0587d409 | 1359 | nihh %r8,0xfcfd # clear irq & wait state bits |
4c1051e3 MS |
1360 | lg %r9,48(%r11) # return from psw_idle |
1361 | br %r14 | |
86ed42f4 MS |
1362 | .Lcleanup_idle_insn: |
1363 | .quad .Lpsw_idle_lpsw | |
4c1051e3 | 1364 | |
9977e886 | 1365 | .Lcleanup_save_fpu_regs: |
e370e476 | 1366 | larl %r9,save_fpu_regs |
9977e886 | 1367 | br %r14 |
9977e886 HB |
1368 | |
1369 | .Lcleanup_load_fpu_regs: | |
e370e476 | 1370 | larl %r9,load_fpu_regs |
9977e886 | 1371 | br %r14 |
9977e886 | 1372 | |
1da177e4 LT |
1373 | /* |
1374 | * Integer constants | |
1375 | */ | |
c5328901 | 1376 | .align 8 |
1da177e4 | 1377 | .Lcritical_start: |
86ed42f4 | 1378 | .quad .L__critical_start |
c5328901 | 1379 | .Lcritical_length: |
86ed42f4 | 1380 | .quad .L__critical_end - .L__critical_start |
61aa4884 | 1381 | #if IS_ENABLED(CONFIG_KVM) |
d0fc4107 | 1382 | .Lsie_critical_start: |
86ed42f4 | 1383 | .quad .Lsie_gmap |
7c470539 | 1384 | .Lsie_critical_length: |
86ed42f4 | 1385 | .quad .Lsie_done - .Lsie_gmap |
c929500d QH |
1386 | .Lsie_crit_mcck_start: |
1387 | .quad .Lsie_entry | |
1388 | .Lsie_crit_mcck_length: | |
1389 | .quad .Lsie_skip - .Lsie_entry | |
603d1a50 MS |
1390 | #endif |
1391 | ||
a876cb3f HC |
1392 | .section .rodata, "a" |
1393 | #define SYSCALL(esame,emu) .long esame | |
9bf1226b | 1394 | .globl sys_call_table |
1da177e4 LT |
1395 | sys_call_table: |
1396 | #include "syscalls.S" | |
1397 | #undef SYSCALL | |
1398 | ||
347a8dc3 | 1399 | #ifdef CONFIG_COMPAT |
1da177e4 | 1400 | |
a876cb3f | 1401 | #define SYSCALL(esame,emu) .long emu |
61649881 | 1402 | .globl sys_call_table_emu |
1da177e4 LT |
1403 | sys_call_table_emu: |
1404 | #include "syscalls.S" | |
1405 | #undef SYSCALL | |
1406 | #endif |