]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
1965aae3 PA |
2 | #ifndef _ASM_X86_PROCESSOR_H |
3 | #define _ASM_X86_PROCESSOR_H | |
c758ecf6 | 4 | |
053de044 GOC |
5 | #include <asm/processor-flags.h> |
6 | ||
683e0253 GOC |
7 | /* Forward declaration, a strange C thing */ |
8 | struct task_struct; | |
9 | struct mm_struct; | |
9fda6a06 | 10 | struct vm86; |
683e0253 | 11 | |
2f66dcc9 GOC |
12 | #include <asm/math_emu.h> |
13 | #include <asm/segment.h> | |
2f66dcc9 | 14 | #include <asm/types.h> |
decb4c41 | 15 | #include <uapi/asm/sigcontext.h> |
2f66dcc9 | 16 | #include <asm/current.h> |
cd4d09ec | 17 | #include <asm/cpufeatures.h> |
2f66dcc9 | 18 | #include <asm/page.h> |
54321d94 | 19 | #include <asm/pgtable_types.h> |
5300db88 | 20 | #include <asm/percpu.h> |
2f66dcc9 GOC |
21 | #include <asm/msr.h> |
22 | #include <asm/desc_defs.h> | |
bd61643e | 23 | #include <asm/nops.h> |
f05e798a | 24 | #include <asm/special_insns.h> |
14b9675a | 25 | #include <asm/fpu/types.h> |
76846bf3 | 26 | #include <asm/unwind_hints.h> |
4d46a89e | 27 | |
2f66dcc9 | 28 | #include <linux/personality.h> |
5300db88 | 29 | #include <linux/cache.h> |
2f66dcc9 | 30 | #include <linux/threads.h> |
5cbc19a9 | 31 | #include <linux/math64.h> |
faa4602e | 32 | #include <linux/err.h> |
f05e798a | 33 | #include <linux/irqflags.h> |
21729f81 | 34 | #include <linux/mem_encrypt.h> |
f05e798a DH |
35 | |
36 | /* | |
37 | * We handle most unaligned accesses in hardware. On the other hand | |
38 | * unaligned DMA can be quite expensive on some Nehalem processors. | |
39 | * | |
40 | * Based on this we disable the IP header alignment in network drivers. | |
41 | */ | |
42 | #define NET_IP_ALIGN 0 | |
c72dcf83 | 43 | |
b332828c | 44 | #define HBP_NUM 4 |
0ccb8acc GOC |
45 | /* |
46 | * Default implementation of macro that returns current | |
47 | * instruction pointer ("program counter"). | |
48 | */ | |
49 | static inline void *current_text_addr(void) | |
50 | { | |
51 | void *pc; | |
4d46a89e IM |
52 | |
53 | asm volatile("mov $1f, %0; 1:":"=r" (pc)); | |
54 | ||
0ccb8acc GOC |
55 | return pc; |
56 | } | |
57 | ||
b8c1b8ea IM |
58 | /* |
59 | * These alignment constraints are for performance in the vSMP case, | |
60 | * but in the task_struct case we must also meet hardware imposed | |
61 | * alignment requirements of the FPU state: | |
62 | */ | |
dbcb4660 | 63 | #ifdef CONFIG_X86_VSMP |
4d46a89e IM |
64 | # define ARCH_MIN_TASKALIGN (1 << INTERNODE_CACHE_SHIFT) |
65 | # define ARCH_MIN_MMSTRUCT_ALIGN (1 << INTERNODE_CACHE_SHIFT) | |
dbcb4660 | 66 | #else |
b8c1b8ea | 67 | # define ARCH_MIN_TASKALIGN __alignof__(union fpregs_state) |
4d46a89e | 68 | # define ARCH_MIN_MMSTRUCT_ALIGN 0 |
dbcb4660 GOC |
69 | #endif |
70 | ||
e0ba94f1 AS |
71 | enum tlb_infos { |
72 | ENTRIES, | |
73 | NR_INFO | |
74 | }; | |
75 | ||
76 | extern u16 __read_mostly tlb_lli_4k[NR_INFO]; | |
77 | extern u16 __read_mostly tlb_lli_2m[NR_INFO]; | |
78 | extern u16 __read_mostly tlb_lli_4m[NR_INFO]; | |
79 | extern u16 __read_mostly tlb_lld_4k[NR_INFO]; | |
80 | extern u16 __read_mostly tlb_lld_2m[NR_INFO]; | |
81 | extern u16 __read_mostly tlb_lld_4m[NR_INFO]; | |
dd360393 | 82 | extern u16 __read_mostly tlb_lld_1g[NR_INFO]; |
c4211f42 | 83 | |
5300db88 GOC |
84 | /* |
85 | * CPU type and hardware bug flags. Kept separately for each CPU. | |
04402116 | 86 | * Members of this structure are referenced in head_32.S, so think twice |
5300db88 GOC |
87 | * before touching them. [mj] |
88 | */ | |
89 | ||
90 | struct cpuinfo_x86 { | |
4d46a89e IM |
91 | __u8 x86; /* CPU family */ |
92 | __u8 x86_vendor; /* CPU vendor */ | |
93 | __u8 x86_model; | |
94 | __u8 x86_mask; | |
6415813b | 95 | #ifdef CONFIG_X86_64 |
4d46a89e | 96 | /* Number of 4K pages in DTLB/ITLB combined(in pages): */ |
b1882e68 | 97 | int x86_tlbsize; |
13c6c532 | 98 | #endif |
4d46a89e IM |
99 | __u8 x86_virt_bits; |
100 | __u8 x86_phys_bits; | |
101 | /* CPUID returned core id bits: */ | |
102 | __u8 x86_coreid_bits; | |
79a8b9aa | 103 | __u8 cu_id; |
4d46a89e IM |
104 | /* Max extended CPUID function supported: */ |
105 | __u32 extended_cpuid_level; | |
4d46a89e IM |
106 | /* Maximum supported CPUID level, -1=no CPUID: */ |
107 | int cpuid_level; | |
65fc985b | 108 | __u32 x86_capability[NCAPINTS + NBUGINTS]; |
4d46a89e IM |
109 | char x86_vendor_id[16]; |
110 | char x86_model_id[64]; | |
111 | /* in KB - valid for CPUS which support this call: */ | |
112 | int x86_cache_size; | |
113 | int x86_cache_alignment; /* In bytes */ | |
cbc82b17 PWJ |
114 | /* Cache QoS architectural values: */ |
115 | int x86_cache_max_rmid; /* max index */ | |
116 | int x86_cache_occ_scale; /* scale to bytes */ | |
4d46a89e IM |
117 | int x86_power; |
118 | unsigned long loops_per_jiffy; | |
4d46a89e IM |
119 | /* cpuid returned max cores value: */ |
120 | u16 x86_max_cores; | |
121 | u16 apicid; | |
01aaea1a | 122 | u16 initial_apicid; |
4d46a89e | 123 | u16 x86_clflush_size; |
4d46a89e IM |
124 | /* number of cores as seen by the OS: */ |
125 | u16 booted_cores; | |
126 | /* Physical processor id: */ | |
127 | u16 phys_proc_id; | |
1f12e32f TG |
128 | /* Logical processor id: */ |
129 | u16 logical_proc_id; | |
4d46a89e IM |
130 | /* Core id: */ |
131 | u16 cpu_core_id; | |
132 | /* Index into per_cpu list: */ | |
133 | u16 cpu_index; | |
506ed6b5 | 134 | u32 microcode; |
30bb9811 | 135 | unsigned initialized : 1; |
3859a271 | 136 | } __randomize_layout; |
5300db88 | 137 | |
47f10a36 HC |
138 | struct cpuid_regs { |
139 | u32 eax, ebx, ecx, edx; | |
140 | }; | |
141 | ||
142 | enum cpuid_regs_idx { | |
143 | CPUID_EAX = 0, | |
144 | CPUID_EBX, | |
145 | CPUID_ECX, | |
146 | CPUID_EDX, | |
147 | }; | |
148 | ||
4d46a89e IM |
149 | #define X86_VENDOR_INTEL 0 |
150 | #define X86_VENDOR_CYRIX 1 | |
151 | #define X86_VENDOR_AMD 2 | |
152 | #define X86_VENDOR_UMC 3 | |
4d46a89e IM |
153 | #define X86_VENDOR_CENTAUR 5 |
154 | #define X86_VENDOR_TRANSMETA 7 | |
155 | #define X86_VENDOR_NSC 8 | |
156 | #define X86_VENDOR_NUM 9 | |
157 | ||
158 | #define X86_VENDOR_UNKNOWN 0xff | |
5300db88 | 159 | |
1a53905a GOC |
160 | /* |
161 | * capabilities of CPUs | |
162 | */ | |
4d46a89e IM |
163 | extern struct cpuinfo_x86 boot_cpu_data; |
164 | extern struct cpuinfo_x86 new_cpu_data; | |
165 | ||
7fb983b4 | 166 | extern struct x86_hw_tss doublefault_tss; |
6cbd2171 TG |
167 | extern __u32 cpu_caps_cleared[NCAPINTS + NBUGINTS]; |
168 | extern __u32 cpu_caps_set[NCAPINTS + NBUGINTS]; | |
5300db88 GOC |
169 | |
170 | #ifdef CONFIG_SMP | |
2c773dd3 | 171 | DECLARE_PER_CPU_READ_MOSTLY(struct cpuinfo_x86, cpu_info); |
5300db88 | 172 | #define cpu_data(cpu) per_cpu(cpu_info, cpu) |
5300db88 | 173 | #else |
7b543a53 | 174 | #define cpu_info boot_cpu_data |
5300db88 | 175 | #define cpu_data(cpu) boot_cpu_data |
5300db88 GOC |
176 | #endif |
177 | ||
1c6c727d JS |
178 | extern const struct seq_operations cpuinfo_op; |
179 | ||
4d46a89e IM |
180 | #define cache_line_size() (boot_cpu_data.x86_cache_alignment) |
181 | ||
182 | extern void cpu_detect(struct cpuinfo_x86 *c); | |
1a53905a | 183 | |
f580366f | 184 | extern void early_cpu_init(void); |
1a53905a GOC |
185 | extern void identify_boot_cpu(void); |
186 | extern void identify_secondary_cpu(struct cpuinfo_x86 *); | |
5300db88 | 187 | extern void print_cpu_info(struct cpuinfo_x86 *); |
21c3fcf3 | 188 | void print_cpu_msr(struct cpuinfo_x86 *); |
5300db88 | 189 | extern void init_scattered_cpuid_features(struct cpuinfo_x86 *c); |
47bdf337 HC |
190 | extern u32 get_scattered_cpuid_leaf(unsigned int level, |
191 | unsigned int sub_leaf, | |
192 | enum cpuid_regs_idx reg); | |
5300db88 | 193 | extern unsigned int init_intel_cacheinfo(struct cpuinfo_x86 *c); |
04a15418 | 194 | extern void init_amd_cacheinfo(struct cpuinfo_x86 *c); |
5300db88 | 195 | |
bbb65d2d | 196 | extern void detect_extended_topology(struct cpuinfo_x86 *c); |
1a53905a | 197 | extern void detect_ht(struct cpuinfo_x86 *c); |
1a53905a | 198 | |
d288e1cf FY |
199 | #ifdef CONFIG_X86_32 |
200 | extern int have_cpuid_p(void); | |
201 | #else | |
202 | static inline int have_cpuid_p(void) | |
203 | { | |
204 | return 1; | |
205 | } | |
206 | #endif | |
c758ecf6 | 207 | static inline void native_cpuid(unsigned int *eax, unsigned int *ebx, |
4d46a89e | 208 | unsigned int *ecx, unsigned int *edx) |
c758ecf6 GOC |
209 | { |
210 | /* ecx is often an input as well as an output. */ | |
45a94d7c | 211 | asm volatile("cpuid" |
cca2e6f8 JP |
212 | : "=a" (*eax), |
213 | "=b" (*ebx), | |
214 | "=c" (*ecx), | |
215 | "=d" (*edx) | |
506ed6b5 AK |
216 | : "0" (*eax), "2" (*ecx) |
217 | : "memory"); | |
c758ecf6 GOC |
218 | } |
219 | ||
5dedade6 BP |
220 | #define native_cpuid_reg(reg) \ |
221 | static inline unsigned int native_cpuid_##reg(unsigned int op) \ | |
222 | { \ | |
223 | unsigned int eax = op, ebx, ecx = 0, edx; \ | |
224 | \ | |
225 | native_cpuid(&eax, &ebx, &ecx, &edx); \ | |
226 | \ | |
227 | return reg; \ | |
228 | } | |
229 | ||
230 | /* | |
231 | * Native CPUID functions returning a single datum. | |
232 | */ | |
233 | native_cpuid_reg(eax) | |
234 | native_cpuid_reg(ebx) | |
235 | native_cpuid_reg(ecx) | |
236 | native_cpuid_reg(edx) | |
237 | ||
6c690ee1 AL |
238 | /* |
239 | * Friendlier CR3 helpers. | |
240 | */ | |
241 | static inline unsigned long read_cr3_pa(void) | |
242 | { | |
243 | return __read_cr3() & CR3_ADDR_MASK; | |
244 | } | |
245 | ||
eef9c4ab TL |
246 | static inline unsigned long native_read_cr3_pa(void) |
247 | { | |
248 | return __native_read_cr3() & CR3_ADDR_MASK; | |
249 | } | |
250 | ||
c72dcf83 GOC |
251 | static inline void load_cr3(pgd_t *pgdir) |
252 | { | |
21729f81 | 253 | write_cr3(__sme_pa(pgdir)); |
c72dcf83 | 254 | } |
c758ecf6 | 255 | |
7fb983b4 AL |
256 | /* |
257 | * Note that while the legacy 'TSS' name comes from 'Task State Segment', | |
258 | * on modern x86 CPUs the TSS also holds information important to 64-bit mode, | |
259 | * unrelated to the task-switch mechanism: | |
260 | */ | |
ca241c75 GOC |
261 | #ifdef CONFIG_X86_32 |
262 | /* This is the TSS defined by the hardware. */ | |
263 | struct x86_hw_tss { | |
4d46a89e IM |
264 | unsigned short back_link, __blh; |
265 | unsigned long sp0; | |
266 | unsigned short ss0, __ss0h; | |
cf9328cc | 267 | unsigned long sp1; |
76e4c490 AL |
268 | |
269 | /* | |
cf9328cc AL |
270 | * We don't use ring 1, so ss1 is a convenient scratch space in |
271 | * the same cacheline as sp0. We use ss1 to cache the value in | |
272 | * MSR_IA32_SYSENTER_CS. When we context switch | |
273 | * MSR_IA32_SYSENTER_CS, we first check if the new value being | |
274 | * written matches ss1, and, if it's not, then we wrmsr the new | |
275 | * value and update ss1. | |
76e4c490 | 276 | * |
cf9328cc AL |
277 | * The only reason we context switch MSR_IA32_SYSENTER_CS is |
278 | * that we set it to zero in vm86 tasks to avoid corrupting the | |
279 | * stack if we were to go through the sysenter path from vm86 | |
280 | * mode. | |
76e4c490 | 281 | */ |
76e4c490 AL |
282 | unsigned short ss1; /* MSR_IA32_SYSENTER_CS */ |
283 | ||
284 | unsigned short __ss1h; | |
4d46a89e IM |
285 | unsigned long sp2; |
286 | unsigned short ss2, __ss2h; | |
287 | unsigned long __cr3; | |
288 | unsigned long ip; | |
289 | unsigned long flags; | |
290 | unsigned long ax; | |
291 | unsigned long cx; | |
292 | unsigned long dx; | |
293 | unsigned long bx; | |
294 | unsigned long sp; | |
295 | unsigned long bp; | |
296 | unsigned long si; | |
297 | unsigned long di; | |
298 | unsigned short es, __esh; | |
299 | unsigned short cs, __csh; | |
300 | unsigned short ss, __ssh; | |
301 | unsigned short ds, __dsh; | |
302 | unsigned short fs, __fsh; | |
303 | unsigned short gs, __gsh; | |
304 | unsigned short ldt, __ldth; | |
305 | unsigned short trace; | |
306 | unsigned short io_bitmap_base; | |
307 | ||
ca241c75 GOC |
308 | } __attribute__((packed)); |
309 | #else | |
310 | struct x86_hw_tss { | |
4d46a89e IM |
311 | u32 reserved1; |
312 | u64 sp0; | |
9aaefe7b AL |
313 | |
314 | /* | |
315 | * We store cpu_current_top_of_stack in sp1 so it's always accessible. | |
316 | * Linux does not use ring 1, so sp1 is not otherwise needed. | |
317 | */ | |
4d46a89e | 318 | u64 sp1; |
9aaefe7b | 319 | |
4d46a89e IM |
320 | u64 sp2; |
321 | u64 reserved2; | |
322 | u64 ist[7]; | |
323 | u32 reserved3; | |
324 | u32 reserved4; | |
325 | u16 reserved5; | |
326 | u16 io_bitmap_base; | |
327 | ||
d3273dea | 328 | } __attribute__((packed)); |
ca241c75 GOC |
329 | #endif |
330 | ||
331 | /* | |
4d46a89e | 332 | * IO-bitmap sizes: |
ca241c75 | 333 | */ |
4d46a89e IM |
334 | #define IO_BITMAP_BITS 65536 |
335 | #define IO_BITMAP_BYTES (IO_BITMAP_BITS/8) | |
336 | #define IO_BITMAP_LONGS (IO_BITMAP_BYTES/sizeof(long)) | |
7fb983b4 | 337 | #define IO_BITMAP_OFFSET (offsetof(struct tss_struct, io_bitmap) - offsetof(struct tss_struct, x86_tss)) |
4d46a89e | 338 | #define INVALID_IO_BITMAP_OFFSET 0x8000 |
ca241c75 | 339 | |
4fe2d8b1 | 340 | struct entry_stack { |
0f9a4810 AL |
341 | unsigned long words[64]; |
342 | }; | |
343 | ||
4fe2d8b1 DH |
344 | struct entry_stack_page { |
345 | struct entry_stack stack; | |
c482feef | 346 | } __aligned(PAGE_SIZE); |
1a935bc3 | 347 | |
ca241c75 | 348 | struct tss_struct { |
4d46a89e | 349 | /* |
1a935bc3 AL |
350 | * The fixed hardware portion. This must not cross a page boundary |
351 | * at risk of violating the SDM's advice and potentially triggering | |
352 | * errata. | |
4d46a89e IM |
353 | */ |
354 | struct x86_hw_tss x86_tss; | |
ca241c75 GOC |
355 | |
356 | /* | |
357 | * The extra 1 is there because the CPU will access an | |
358 | * additional byte beyond the end of the IO permission | |
359 | * bitmap. The extra byte must be all 1 bits, and must | |
360 | * be within the limit. | |
361 | */ | |
4d46a89e | 362 | unsigned long io_bitmap[IO_BITMAP_LONGS + 1]; |
1a935bc3 | 363 | } __aligned(PAGE_SIZE); |
4d46a89e | 364 | |
c482feef | 365 | DECLARE_PER_CPU_PAGE_ALIGNED(struct tss_struct, cpu_tss_rw); |
ca241c75 | 366 | |
4f53ab14 AL |
367 | /* |
368 | * sizeof(unsigned long) coming from an extra "long" at the end | |
369 | * of the iobitmap. | |
370 | * | |
371 | * -1? seg base+limit should be pointing to the address of the | |
372 | * last valid byte | |
373 | */ | |
374 | #define __KERNEL_TSS_LIMIT \ | |
375 | (IO_BITMAP_OFFSET + IO_BITMAP_BYTES + sizeof(unsigned long) - 1) | |
376 | ||
a7fcf28d AL |
377 | #ifdef CONFIG_X86_32 |
378 | DECLARE_PER_CPU(unsigned long, cpu_current_top_of_stack); | |
9aaefe7b | 379 | #else |
c482feef AL |
380 | /* The RO copy can't be accessed with this_cpu_xyz(), so use the RW copy. */ |
381 | #define cpu_current_top_of_stack cpu_tss_rw.x86_tss.sp1 | |
a7fcf28d AL |
382 | #endif |
383 | ||
4d46a89e IM |
384 | /* |
385 | * Save the original ist values for checking stack pointers during debugging | |
386 | */ | |
1a53905a | 387 | struct orig_ist { |
4d46a89e | 388 | unsigned long ist[7]; |
1a53905a GOC |
389 | }; |
390 | ||
fe676203 | 391 | #ifdef CONFIG_X86_64 |
2f66dcc9 | 392 | DECLARE_PER_CPU(struct orig_ist, orig_ist); |
26f80bd6 | 393 | |
947e76cd BG |
394 | union irq_stack_union { |
395 | char irq_stack[IRQ_STACK_SIZE]; | |
396 | /* | |
397 | * GCC hardcodes the stack canary as %gs:40. Since the | |
398 | * irq_stack is the object at %gs:0, we reserve the bottom | |
399 | * 48 bytes of the irq stack for the canary. | |
400 | */ | |
401 | struct { | |
402 | char gs_base[40]; | |
403 | unsigned long stack_canary; | |
404 | }; | |
405 | }; | |
406 | ||
277d5b40 | 407 | DECLARE_PER_CPU_FIRST(union irq_stack_union, irq_stack_union) __visible; |
2add8e23 BG |
408 | DECLARE_INIT_PER_CPU(irq_stack_union); |
409 | ||
26f80bd6 | 410 | DECLARE_PER_CPU(char *, irq_stack_ptr); |
9766cdbc | 411 | DECLARE_PER_CPU(unsigned int, irq_count); |
9766cdbc | 412 | extern asmlinkage void ignore_sysret(void); |
60a5317f TH |
413 | #else /* X86_64 */ |
414 | #ifdef CONFIG_CC_STACKPROTECTOR | |
1ea0d14e JF |
415 | /* |
416 | * Make sure stack canary segment base is cached-aligned: | |
417 | * "For Intel Atom processors, avoid non zero segment base address | |
418 | * that is not aligned to cache line boundary at all cost." | |
419 | * (Optim Ref Manual Assembly/Compiler Coding Rule 15.) | |
420 | */ | |
421 | struct stack_canary { | |
422 | char __pad[20]; /* canary at %gs:20 */ | |
423 | unsigned long canary; | |
424 | }; | |
53f82452 | 425 | DECLARE_PER_CPU_ALIGNED(struct stack_canary, stack_canary); |
96a388de | 426 | #endif |
198d208d SR |
427 | /* |
428 | * per-CPU IRQ handling stacks | |
429 | */ | |
430 | struct irq_stack { | |
431 | u32 stack[THREAD_SIZE/sizeof(u32)]; | |
432 | } __aligned(THREAD_SIZE); | |
433 | ||
434 | DECLARE_PER_CPU(struct irq_stack *, hardirq_stack); | |
435 | DECLARE_PER_CPU(struct irq_stack *, softirq_stack); | |
60a5317f | 436 | #endif /* X86_64 */ |
c758ecf6 | 437 | |
bf15a8cf | 438 | extern unsigned int fpu_kernel_xstate_size; |
a1141e0b | 439 | extern unsigned int fpu_user_xstate_size; |
683e0253 | 440 | |
24f1e32c FW |
441 | struct perf_event; |
442 | ||
13d4ea09 AL |
443 | typedef struct { |
444 | unsigned long seg; | |
445 | } mm_segment_t; | |
446 | ||
cb38d377 | 447 | struct thread_struct { |
4d46a89e IM |
448 | /* Cached TLS descriptors: */ |
449 | struct desc_struct tls_array[GDT_ENTRY_TLS_ENTRIES]; | |
d375cf15 | 450 | #ifdef CONFIG_X86_32 |
4d46a89e | 451 | unsigned long sp0; |
d375cf15 | 452 | #endif |
4d46a89e | 453 | unsigned long sp; |
cb38d377 | 454 | #ifdef CONFIG_X86_32 |
4d46a89e | 455 | unsigned long sysenter_cs; |
cb38d377 | 456 | #else |
4d46a89e IM |
457 | unsigned short es; |
458 | unsigned short ds; | |
459 | unsigned short fsindex; | |
460 | unsigned short gsindex; | |
cb38d377 | 461 | #endif |
b9d989c7 AL |
462 | |
463 | u32 status; /* thread synchronous flags */ | |
464 | ||
d756f4ad | 465 | #ifdef CONFIG_X86_64 |
296f781a AL |
466 | unsigned long fsbase; |
467 | unsigned long gsbase; | |
468 | #else | |
469 | /* | |
470 | * XXX: this could presumably be unsigned short. Alternatively, | |
471 | * 32-bit kernels could be taught to use fsindex instead. | |
472 | */ | |
473 | unsigned long fs; | |
474 | unsigned long gs; | |
d756f4ad | 475 | #endif |
c5bedc68 | 476 | |
24f1e32c FW |
477 | /* Save middle states of ptrace breakpoints */ |
478 | struct perf_event *ptrace_bps[HBP_NUM]; | |
479 | /* Debug status used for traps, single steps, etc... */ | |
480 | unsigned long debugreg6; | |
326264a0 FW |
481 | /* Keep track of the exact dr7 value set by the user */ |
482 | unsigned long ptrace_dr7; | |
4d46a89e IM |
483 | /* Fault info: */ |
484 | unsigned long cr2; | |
51e7dc70 | 485 | unsigned long trap_nr; |
4d46a89e | 486 | unsigned long error_code; |
9fda6a06 | 487 | #ifdef CONFIG_VM86 |
4d46a89e | 488 | /* Virtual 86 mode info */ |
9fda6a06 | 489 | struct vm86 *vm86; |
cb38d377 | 490 | #endif |
4d46a89e IM |
491 | /* IO permissions: */ |
492 | unsigned long *io_bitmap_ptr; | |
493 | unsigned long iopl; | |
494 | /* Max allowed port in the bitmap, in bytes: */ | |
495 | unsigned io_bitmap_max; | |
0c8c0f03 | 496 | |
13d4ea09 AL |
497 | mm_segment_t addr_limit; |
498 | ||
2a53ccbc | 499 | unsigned int sig_on_uaccess_err:1; |
dfa9a942 AL |
500 | unsigned int uaccess_err:1; /* uaccess failed */ |
501 | ||
0c8c0f03 DH |
502 | /* Floating point and extended processor state */ |
503 | struct fpu fpu; | |
504 | /* | |
505 | * WARNING: 'fpu' is dynamically-sized. It *MUST* be at | |
506 | * the end. | |
507 | */ | |
cb38d377 GOC |
508 | }; |
509 | ||
b9d989c7 AL |
510 | /* |
511 | * Thread-synchronous status. | |
512 | * | |
513 | * This is different from the flags in that nobody else | |
514 | * ever touches our thread-synchronous status, so we don't | |
515 | * have to worry about atomic accesses. | |
516 | */ | |
517 | #define TS_COMPAT 0x0002 /* 32bit syscall active (64BIT)*/ | |
518 | ||
62d7d7ed GOC |
519 | /* |
520 | * Set IOPL bits in EFLAGS from given mask | |
521 | */ | |
522 | static inline void native_set_iopl_mask(unsigned mask) | |
523 | { | |
524 | #ifdef CONFIG_X86_32 | |
525 | unsigned int reg; | |
4d46a89e | 526 | |
cca2e6f8 JP |
527 | asm volatile ("pushfl;" |
528 | "popl %0;" | |
529 | "andl %1, %0;" | |
530 | "orl %2, %0;" | |
531 | "pushl %0;" | |
532 | "popfl" | |
533 | : "=&r" (reg) | |
534 | : "i" (~X86_EFLAGS_IOPL), "r" (mask)); | |
62d7d7ed GOC |
535 | #endif |
536 | } | |
537 | ||
4d46a89e | 538 | static inline void |
da51da18 | 539 | native_load_sp0(unsigned long sp0) |
7818a1e0 | 540 | { |
c482feef | 541 | this_cpu_write(cpu_tss_rw.x86_tss.sp0, sp0); |
7818a1e0 | 542 | } |
1b46cbe0 | 543 | |
e801f864 GOC |
544 | static inline void native_swapgs(void) |
545 | { | |
546 | #ifdef CONFIG_X86_64 | |
547 | asm volatile("swapgs" ::: "memory"); | |
548 | #endif | |
549 | } | |
550 | ||
a7fcf28d | 551 | static inline unsigned long current_top_of_stack(void) |
8ef46a67 | 552 | { |
9aaefe7b AL |
553 | /* |
554 | * We can't read directly from tss.sp0: sp0 on x86_32 is special in | |
555 | * and around vm86 mode and sp0 on x86_64 is special because of the | |
556 | * entry trampoline. | |
557 | */ | |
a7fcf28d | 558 | return this_cpu_read_stable(cpu_current_top_of_stack); |
8ef46a67 AL |
559 | } |
560 | ||
3383642c AL |
561 | static inline bool on_thread_stack(void) |
562 | { | |
563 | return (unsigned long)(current_top_of_stack() - | |
564 | current_stack_pointer) < THREAD_SIZE; | |
565 | } | |
566 | ||
7818a1e0 GOC |
567 | #ifdef CONFIG_PARAVIRT |
568 | #include <asm/paravirt.h> | |
569 | #else | |
4d46a89e | 570 | #define __cpuid native_cpuid |
1b46cbe0 | 571 | |
da51da18 | 572 | static inline void load_sp0(unsigned long sp0) |
7818a1e0 | 573 | { |
da51da18 | 574 | native_load_sp0(sp0); |
7818a1e0 GOC |
575 | } |
576 | ||
62d7d7ed | 577 | #define set_iopl_mask native_set_iopl_mask |
1b46cbe0 GOC |
578 | #endif /* CONFIG_PARAVIRT */ |
579 | ||
683e0253 GOC |
580 | /* Free all resources held by a thread. */ |
581 | extern void release_thread(struct task_struct *); | |
582 | ||
683e0253 | 583 | unsigned long get_wchan(struct task_struct *p); |
c758ecf6 GOC |
584 | |
585 | /* | |
586 | * Generic CPUID function | |
587 | * clear %ecx since some cpus (Cyrix MII) do not set or clear %ecx | |
588 | * resulting in stale register contents being returned. | |
589 | */ | |
590 | static inline void cpuid(unsigned int op, | |
591 | unsigned int *eax, unsigned int *ebx, | |
592 | unsigned int *ecx, unsigned int *edx) | |
593 | { | |
594 | *eax = op; | |
595 | *ecx = 0; | |
596 | __cpuid(eax, ebx, ecx, edx); | |
597 | } | |
598 | ||
599 | /* Some CPUID calls want 'count' to be placed in ecx */ | |
600 | static inline void cpuid_count(unsigned int op, int count, | |
601 | unsigned int *eax, unsigned int *ebx, | |
602 | unsigned int *ecx, unsigned int *edx) | |
603 | { | |
604 | *eax = op; | |
605 | *ecx = count; | |
606 | __cpuid(eax, ebx, ecx, edx); | |
607 | } | |
608 | ||
609 | /* | |
610 | * CPUID functions returning a single datum | |
611 | */ | |
612 | static inline unsigned int cpuid_eax(unsigned int op) | |
613 | { | |
614 | unsigned int eax, ebx, ecx, edx; | |
615 | ||
616 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 617 | |
c758ecf6 GOC |
618 | return eax; |
619 | } | |
4d46a89e | 620 | |
c758ecf6 GOC |
621 | static inline unsigned int cpuid_ebx(unsigned int op) |
622 | { | |
623 | unsigned int eax, ebx, ecx, edx; | |
624 | ||
625 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 626 | |
c758ecf6 GOC |
627 | return ebx; |
628 | } | |
4d46a89e | 629 | |
c758ecf6 GOC |
630 | static inline unsigned int cpuid_ecx(unsigned int op) |
631 | { | |
632 | unsigned int eax, ebx, ecx, edx; | |
633 | ||
634 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 635 | |
c758ecf6 GOC |
636 | return ecx; |
637 | } | |
4d46a89e | 638 | |
c758ecf6 GOC |
639 | static inline unsigned int cpuid_edx(unsigned int op) |
640 | { | |
641 | unsigned int eax, ebx, ecx, edx; | |
642 | ||
643 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 644 | |
c758ecf6 GOC |
645 | return edx; |
646 | } | |
647 | ||
683e0253 | 648 | /* REP NOP (PAUSE) is a good thing to insert into busy-wait loops. */ |
0b101e62 | 649 | static __always_inline void rep_nop(void) |
683e0253 | 650 | { |
cca2e6f8 | 651 | asm volatile("rep; nop" ::: "memory"); |
683e0253 GOC |
652 | } |
653 | ||
0b101e62 | 654 | static __always_inline void cpu_relax(void) |
4d46a89e IM |
655 | { |
656 | rep_nop(); | |
657 | } | |
658 | ||
c198b121 AL |
659 | /* |
660 | * This function forces the icache and prefetched instruction stream to | |
661 | * catch up with reality in two very specific cases: | |
662 | * | |
663 | * a) Text was modified using one virtual address and is about to be executed | |
664 | * from the same physical page at a different virtual address. | |
665 | * | |
666 | * b) Text was modified on a different CPU, may subsequently be | |
667 | * executed on this CPU, and you want to make sure the new version | |
668 | * gets executed. This generally means you're calling this in a IPI. | |
669 | * | |
670 | * If you're calling this for a different reason, you're probably doing | |
671 | * it wrong. | |
672 | */ | |
683e0253 GOC |
673 | static inline void sync_core(void) |
674 | { | |
45c39fb0 | 675 | /* |
c198b121 AL |
676 | * There are quite a few ways to do this. IRET-to-self is nice |
677 | * because it works on every CPU, at any CPL (so it's compatible | |
678 | * with paravirtualization), and it never exits to a hypervisor. | |
679 | * The only down sides are that it's a bit slow (it seems to be | |
680 | * a bit more than 2x slower than the fastest options) and that | |
681 | * it unmasks NMIs. The "push %cs" is needed because, in | |
682 | * paravirtual environments, __KERNEL_CS may not be a valid CS | |
683 | * value when we do IRET directly. | |
684 | * | |
685 | * In case NMI unmasking or performance ever becomes a problem, | |
686 | * the next best option appears to be MOV-to-CR2 and an | |
687 | * unconditional jump. That sequence also works on all CPUs, | |
ecda85e7 | 688 | * but it will fault at CPL3 (i.e. Xen PV). |
c198b121 AL |
689 | * |
690 | * CPUID is the conventional way, but it's nasty: it doesn't | |
691 | * exist on some 486-like CPUs, and it usually exits to a | |
692 | * hypervisor. | |
693 | * | |
694 | * Like all of Linux's memory ordering operations, this is a | |
695 | * compiler barrier as well. | |
45c39fb0 | 696 | */ |
c198b121 AL |
697 | #ifdef CONFIG_X86_32 |
698 | asm volatile ( | |
699 | "pushfl\n\t" | |
700 | "pushl %%cs\n\t" | |
701 | "pushl $1f\n\t" | |
702 | "iret\n\t" | |
703 | "1:" | |
f5caf621 | 704 | : ASM_CALL_CONSTRAINT : : "memory"); |
45c39fb0 | 705 | #else |
c198b121 AL |
706 | unsigned int tmp; |
707 | ||
708 | asm volatile ( | |
76846bf3 | 709 | UNWIND_HINT_SAVE |
c198b121 AL |
710 | "mov %%ss, %0\n\t" |
711 | "pushq %q0\n\t" | |
712 | "pushq %%rsp\n\t" | |
713 | "addq $8, (%%rsp)\n\t" | |
714 | "pushfq\n\t" | |
715 | "mov %%cs, %0\n\t" | |
716 | "pushq %q0\n\t" | |
717 | "pushq $1f\n\t" | |
718 | "iretq\n\t" | |
76846bf3 | 719 | UNWIND_HINT_RESTORE |
c198b121 | 720 | "1:" |
f5caf621 | 721 | : "=&r" (tmp), ASM_CALL_CONSTRAINT : : "cc", "memory"); |
5367b688 | 722 | #endif |
683e0253 GOC |
723 | } |
724 | ||
683e0253 | 725 | extern void select_idle_routine(const struct cpuinfo_x86 *c); |
07c94a38 | 726 | extern void amd_e400_c1e_apic_setup(void); |
683e0253 | 727 | |
4d46a89e | 728 | extern unsigned long boot_option_idle_override; |
683e0253 | 729 | |
d1896049 | 730 | enum idle_boot_override {IDLE_NO_OVERRIDE=0, IDLE_HALT, IDLE_NOMWAIT, |
69fb3676 | 731 | IDLE_POLL}; |
d1896049 | 732 | |
1a53905a GOC |
733 | extern void enable_sep_cpu(void); |
734 | extern int sysenter_setup(void); | |
735 | ||
29c84391 | 736 | extern void early_trap_init(void); |
8170e6be | 737 | void early_trap_pf_init(void); |
29c84391 | 738 | |
1a53905a | 739 | /* Defined in head.S */ |
4d46a89e | 740 | extern struct desc_ptr early_gdt_descr; |
1a53905a GOC |
741 | |
742 | extern void cpu_set_gdt(int); | |
552be871 | 743 | extern void switch_to_new_gdt(int); |
45fc8757 | 744 | extern void load_direct_gdt(int); |
69218e47 | 745 | extern void load_fixmap_gdt(int); |
11e3a840 | 746 | extern void load_percpu_segment(int); |
1a53905a | 747 | extern void cpu_init(void); |
1a53905a | 748 | |
c2724775 MM |
749 | static inline unsigned long get_debugctlmsr(void) |
750 | { | |
ea8e61b7 | 751 | unsigned long debugctlmsr = 0; |
c2724775 MM |
752 | |
753 | #ifndef CONFIG_X86_DEBUGCTLMSR | |
754 | if (boot_cpu_data.x86 < 6) | |
755 | return 0; | |
756 | #endif | |
757 | rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); | |
758 | ||
ea8e61b7 | 759 | return debugctlmsr; |
c2724775 MM |
760 | } |
761 | ||
5b0e5084 JB |
762 | static inline void update_debugctlmsr(unsigned long debugctlmsr) |
763 | { | |
764 | #ifndef CONFIG_X86_DEBUGCTLMSR | |
765 | if (boot_cpu_data.x86 < 6) | |
766 | return; | |
767 | #endif | |
768 | wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); | |
769 | } | |
770 | ||
9bd1190a ON |
771 | extern void set_task_blockstep(struct task_struct *task, bool on); |
772 | ||
4d46a89e IM |
773 | /* Boot loader type from the setup header: */ |
774 | extern int bootloader_type; | |
5031296c | 775 | extern int bootloader_version; |
1a53905a | 776 | |
4d46a89e | 777 | extern char ignore_fpu_irq; |
683e0253 GOC |
778 | |
779 | #define HAVE_ARCH_PICK_MMAP_LAYOUT 1 | |
780 | #define ARCH_HAS_PREFETCHW | |
781 | #define ARCH_HAS_SPINLOCK_PREFETCH | |
782 | ||
ae2e15eb | 783 | #ifdef CONFIG_X86_32 |
a930dc45 | 784 | # define BASE_PREFETCH "" |
4d46a89e | 785 | # define ARCH_HAS_PREFETCH |
ae2e15eb | 786 | #else |
a930dc45 | 787 | # define BASE_PREFETCH "prefetcht0 %P1" |
ae2e15eb GOC |
788 | #endif |
789 | ||
4d46a89e IM |
790 | /* |
791 | * Prefetch instructions for Pentium III (+) and AMD Athlon (+) | |
792 | * | |
793 | * It's not worth to care about 3dnow prefetches for the K6 | |
794 | * because they are microcoded there and very slow. | |
795 | */ | |
ae2e15eb GOC |
796 | static inline void prefetch(const void *x) |
797 | { | |
a930dc45 | 798 | alternative_input(BASE_PREFETCH, "prefetchnta %P1", |
ae2e15eb | 799 | X86_FEATURE_XMM, |
a930dc45 | 800 | "m" (*(const char *)x)); |
ae2e15eb GOC |
801 | } |
802 | ||
4d46a89e IM |
803 | /* |
804 | * 3dnow prefetch to get an exclusive cache line. | |
805 | * Useful for spinlocks to avoid one state transition in the | |
806 | * cache coherency protocol: | |
807 | */ | |
ae2e15eb GOC |
808 | static inline void prefetchw(const void *x) |
809 | { | |
a930dc45 BP |
810 | alternative_input(BASE_PREFETCH, "prefetchw %P1", |
811 | X86_FEATURE_3DNOWPREFETCH, | |
812 | "m" (*(const char *)x)); | |
ae2e15eb GOC |
813 | } |
814 | ||
4d46a89e IM |
815 | static inline void spin_lock_prefetch(const void *x) |
816 | { | |
817 | prefetchw(x); | |
818 | } | |
819 | ||
d9e05cc5 AL |
820 | #define TOP_OF_INIT_STACK ((unsigned long)&init_stack + sizeof(init_stack) - \ |
821 | TOP_OF_KERNEL_STACK_PADDING) | |
822 | ||
3500130b AL |
823 | #define task_top_of_stack(task) ((unsigned long)(task_pt_regs(task) + 1)) |
824 | ||
d375cf15 AL |
825 | #define task_pt_regs(task) \ |
826 | ({ \ | |
827 | unsigned long __ptr = (unsigned long)task_stack_page(task); \ | |
828 | __ptr += THREAD_SIZE - TOP_OF_KERNEL_STACK_PADDING; \ | |
829 | ((struct pt_regs *)__ptr) - 1; \ | |
830 | }) | |
831 | ||
2f66dcc9 GOC |
832 | #ifdef CONFIG_X86_32 |
833 | /* | |
834 | * User space process size: 3GB (default). | |
835 | */ | |
8f3e474f | 836 | #define IA32_PAGE_OFFSET PAGE_OFFSET |
4d46a89e | 837 | #define TASK_SIZE PAGE_OFFSET |
b569bab7 | 838 | #define TASK_SIZE_LOW TASK_SIZE |
d9517346 | 839 | #define TASK_SIZE_MAX TASK_SIZE |
44b04912 | 840 | #define DEFAULT_MAP_WINDOW TASK_SIZE |
4d46a89e IM |
841 | #define STACK_TOP TASK_SIZE |
842 | #define STACK_TOP_MAX STACK_TOP | |
843 | ||
844 | #define INIT_THREAD { \ | |
d9e05cc5 | 845 | .sp0 = TOP_OF_INIT_STACK, \ |
4d46a89e IM |
846 | .sysenter_cs = __KERNEL_CS, \ |
847 | .io_bitmap_ptr = NULL, \ | |
13d4ea09 | 848 | .addr_limit = KERNEL_DS, \ |
2f66dcc9 GOC |
849 | } |
850 | ||
4d46a89e | 851 | #define KSTK_ESP(task) (task_pt_regs(task)->sp) |
2f66dcc9 GOC |
852 | |
853 | #else | |
854 | /* | |
f55f0501 AL |
855 | * User space process size. This is the first address outside the user range. |
856 | * There are a few constraints that determine this: | |
857 | * | |
858 | * On Intel CPUs, if a SYSCALL instruction is at the highest canonical | |
859 | * address, then that syscall will enter the kernel with a | |
860 | * non-canonical return address, and SYSRET will explode dangerously. | |
861 | * We avoid this particular problem by preventing anything executable | |
862 | * from being mapped at the maximum canonical address. | |
863 | * | |
864 | * On AMD CPUs in the Ryzen family, there's a nasty bug in which the | |
865 | * CPUs malfunction if they execute code from the highest canonical page. | |
866 | * They'll speculate right off the end of the canonical space, and | |
867 | * bad things happen. This is worked around in the same way as the | |
868 | * Intel problem. | |
869 | * | |
870 | * With page table isolation enabled, we map the LDT in ... [stay tuned] | |
2f66dcc9 | 871 | */ |
ee00f4a3 | 872 | #define TASK_SIZE_MAX ((1UL << __VIRTUAL_MASK_SHIFT) - PAGE_SIZE) |
2f66dcc9 | 873 | |
ee00f4a3 | 874 | #define DEFAULT_MAP_WINDOW ((1UL << 47) - PAGE_SIZE) |
2f66dcc9 GOC |
875 | |
876 | /* This decides where the kernel will search for a free chunk of vm | |
877 | * space during mmap's. | |
878 | */ | |
4d46a89e IM |
879 | #define IA32_PAGE_OFFSET ((current->personality & ADDR_LIMIT_3GB) ? \ |
880 | 0xc0000000 : 0xFFFFe000) | |
2f66dcc9 | 881 | |
b569bab7 KS |
882 | #define TASK_SIZE_LOW (test_thread_flag(TIF_ADDR32) ? \ |
883 | IA32_PAGE_OFFSET : DEFAULT_MAP_WINDOW) | |
6bd33008 | 884 | #define TASK_SIZE (test_thread_flag(TIF_ADDR32) ? \ |
d9517346 | 885 | IA32_PAGE_OFFSET : TASK_SIZE_MAX) |
6bd33008 | 886 | #define TASK_SIZE_OF(child) ((test_tsk_thread_flag(child, TIF_ADDR32)) ? \ |
d9517346 | 887 | IA32_PAGE_OFFSET : TASK_SIZE_MAX) |
2f66dcc9 | 888 | |
b569bab7 | 889 | #define STACK_TOP TASK_SIZE_LOW |
d9517346 | 890 | #define STACK_TOP_MAX TASK_SIZE_MAX |
922a70d3 | 891 | |
13d4ea09 | 892 | #define INIT_THREAD { \ |
13d4ea09 | 893 | .addr_limit = KERNEL_DS, \ |
2f66dcc9 GOC |
894 | } |
895 | ||
89240ba0 | 896 | extern unsigned long KSTK_ESP(struct task_struct *task); |
d046ff8b | 897 | |
2f66dcc9 GOC |
898 | #endif /* CONFIG_X86_64 */ |
899 | ||
513ad84b IM |
900 | extern void start_thread(struct pt_regs *regs, unsigned long new_ip, |
901 | unsigned long new_sp); | |
902 | ||
4d46a89e IM |
903 | /* |
904 | * This decides where the kernel will search for a free chunk of vm | |
683e0253 GOC |
905 | * space during mmap's. |
906 | */ | |
8f3e474f | 907 | #define __TASK_UNMAPPED_BASE(task_size) (PAGE_ALIGN(task_size / 3)) |
b569bab7 | 908 | #define TASK_UNMAPPED_BASE __TASK_UNMAPPED_BASE(TASK_SIZE_LOW) |
683e0253 | 909 | |
4d46a89e | 910 | #define KSTK_EIP(task) (task_pt_regs(task)->ip) |
683e0253 | 911 | |
529e25f6 EB |
912 | /* Get/set a process' ability to use the timestamp counter instruction */ |
913 | #define GET_TSC_CTL(adr) get_tsc_mode((adr)) | |
914 | #define SET_TSC_CTL(val) set_tsc_mode((val)) | |
915 | ||
916 | extern int get_tsc_mode(unsigned long adr); | |
917 | extern int set_tsc_mode(unsigned int val); | |
918 | ||
e9ea1e7f KH |
919 | DECLARE_PER_CPU(u64, msr_misc_features_shadow); |
920 | ||
fe3d197f | 921 | /* Register/unregister a process' MPX related resource */ |
46a6e0cf DH |
922 | #define MPX_ENABLE_MANAGEMENT() mpx_enable_management() |
923 | #define MPX_DISABLE_MANAGEMENT() mpx_disable_management() | |
fe3d197f DH |
924 | |
925 | #ifdef CONFIG_X86_INTEL_MPX | |
46a6e0cf DH |
926 | extern int mpx_enable_management(void); |
927 | extern int mpx_disable_management(void); | |
fe3d197f | 928 | #else |
46a6e0cf | 929 | static inline int mpx_enable_management(void) |
fe3d197f DH |
930 | { |
931 | return -EINVAL; | |
932 | } | |
46a6e0cf | 933 | static inline int mpx_disable_management(void) |
fe3d197f DH |
934 | { |
935 | return -EINVAL; | |
936 | } | |
937 | #endif /* CONFIG_X86_INTEL_MPX */ | |
938 | ||
bc8e80d5 | 939 | #ifdef CONFIG_CPU_SUP_AMD |
8b84c8df | 940 | extern u16 amd_get_nb_id(int cpu); |
cc2749e4 | 941 | extern u32 amd_get_nodes_per_socket(void); |
bc8e80d5 BP |
942 | #else |
943 | static inline u16 amd_get_nb_id(int cpu) { return 0; } | |
944 | static inline u32 amd_get_nodes_per_socket(void) { return 0; } | |
945 | #endif | |
6a812691 | 946 | |
96e39ac0 JW |
947 | static inline uint32_t hypervisor_cpuid_base(const char *sig, uint32_t leaves) |
948 | { | |
949 | uint32_t base, eax, signature[3]; | |
950 | ||
951 | for (base = 0x40000000; base < 0x40010000; base += 0x100) { | |
952 | cpuid(base, &eax, &signature[0], &signature[1], &signature[2]); | |
953 | ||
954 | if (!memcmp(sig, signature, 12) && | |
955 | (leaves == 0 || ((eax - base) >= leaves))) | |
956 | return base; | |
957 | } | |
958 | ||
959 | return 0; | |
960 | } | |
961 | ||
f05e798a DH |
962 | extern unsigned long arch_align_stack(unsigned long sp); |
963 | extern void free_init_pages(char *what, unsigned long begin, unsigned long end); | |
964 | ||
965 | void default_idle(void); | |
6a377ddc LB |
966 | #ifdef CONFIG_XEN |
967 | bool xen_set_default_idle(void); | |
968 | #else | |
969 | #define xen_set_default_idle 0 | |
970 | #endif | |
f05e798a DH |
971 | |
972 | void stop_this_cpu(void *dummy); | |
4d067d8e | 973 | void df_debug(struct pt_regs *regs, long error_code); |
1965aae3 | 974 | #endif /* _ASM_X86_PROCESSOR_H */ |