]>
Commit | Line | Data |
---|---|---|
f0fc4aff | 1 | #include <linux/bootmem.h> |
9766cdbc | 2 | #include <linux/linkage.h> |
f0fc4aff | 3 | #include <linux/bitops.h> |
9766cdbc | 4 | #include <linux/kernel.h> |
186f4360 | 5 | #include <linux/export.h> |
9766cdbc JSR |
6 | #include <linux/percpu.h> |
7 | #include <linux/string.h> | |
ee098e1a | 8 | #include <linux/ctype.h> |
1da177e4 | 9 | #include <linux/delay.h> |
68e21be2 | 10 | #include <linux/sched/mm.h> |
e6017571 | 11 | #include <linux/sched/clock.h> |
9164bb4a | 12 | #include <linux/sched/task.h> |
9766cdbc | 13 | #include <linux/init.h> |
0f46efeb | 14 | #include <linux/kprobes.h> |
9766cdbc | 15 | #include <linux/kgdb.h> |
1da177e4 | 16 | #include <linux/smp.h> |
9766cdbc | 17 | #include <linux/io.h> |
b51ef52d | 18 | #include <linux/syscore_ops.h> |
9766cdbc JSR |
19 | |
20 | #include <asm/stackprotector.h> | |
cdd6c482 | 21 | #include <asm/perf_event.h> |
1da177e4 | 22 | #include <asm/mmu_context.h> |
49d859d7 | 23 | #include <asm/archrandom.h> |
9766cdbc JSR |
24 | #include <asm/hypervisor.h> |
25 | #include <asm/processor.h> | |
1e02ce4c | 26 | #include <asm/tlbflush.h> |
f649e938 | 27 | #include <asm/debugreg.h> |
9766cdbc | 28 | #include <asm/sections.h> |
f40c3300 | 29 | #include <asm/vsyscall.h> |
8bdbd962 AC |
30 | #include <linux/topology.h> |
31 | #include <linux/cpumask.h> | |
9766cdbc | 32 | #include <asm/pgtable.h> |
60063497 | 33 | #include <linux/atomic.h> |
9766cdbc JSR |
34 | #include <asm/proto.h> |
35 | #include <asm/setup.h> | |
36 | #include <asm/apic.h> | |
37 | #include <asm/desc.h> | |
78f7f1e5 | 38 | #include <asm/fpu/internal.h> |
27b07da7 | 39 | #include <asm/mtrr.h> |
0274f955 | 40 | #include <asm/hwcap2.h> |
8bdbd962 | 41 | #include <linux/numa.h> |
9766cdbc | 42 | #include <asm/asm.h> |
0f6ff2bc | 43 | #include <asm/bugs.h> |
9766cdbc | 44 | #include <asm/cpu.h> |
a03a3e28 | 45 | #include <asm/mce.h> |
9766cdbc | 46 | #include <asm/msr.h> |
8d4a4300 | 47 | #include <asm/pat.h> |
d288e1cf FY |
48 | #include <asm/microcode.h> |
49 | #include <asm/microcode_intel.h> | |
e641f5f5 IM |
50 | |
51 | #ifdef CONFIG_X86_LOCAL_APIC | |
bdbcdd48 | 52 | #include <asm/uv/uv.h> |
1da177e4 LT |
53 | #endif |
54 | ||
55 | #include "cpu.h" | |
56 | ||
0274f955 GA |
57 | u32 elf_hwcap2 __read_mostly; |
58 | ||
c2d1cec1 | 59 | /* all of these masks are initialized in setup_cpu_local_masks() */ |
c2d1cec1 | 60 | cpumask_var_t cpu_initialized_mask; |
9766cdbc JSR |
61 | cpumask_var_t cpu_callout_mask; |
62 | cpumask_var_t cpu_callin_mask; | |
c2d1cec1 MT |
63 | |
64 | /* representing cpus for which sibling maps can be computed */ | |
65 | cpumask_var_t cpu_sibling_setup_mask; | |
66 | ||
2f2f52ba | 67 | /* correctly size the local cpu masks */ |
4369f1fb | 68 | void __init setup_cpu_local_masks(void) |
2f2f52ba BG |
69 | { |
70 | alloc_bootmem_cpumask_var(&cpu_initialized_mask); | |
71 | alloc_bootmem_cpumask_var(&cpu_callin_mask); | |
72 | alloc_bootmem_cpumask_var(&cpu_callout_mask); | |
73 | alloc_bootmem_cpumask_var(&cpu_sibling_setup_mask); | |
74 | } | |
75 | ||
148f9bb8 | 76 | static void default_init(struct cpuinfo_x86 *c) |
e8055139 OZ |
77 | { |
78 | #ifdef CONFIG_X86_64 | |
27c13ece | 79 | cpu_detect_cache_sizes(c); |
e8055139 OZ |
80 | #else |
81 | /* Not much we can do here... */ | |
82 | /* Check if at least it has cpuid */ | |
83 | if (c->cpuid_level == -1) { | |
84 | /* No cpuid. It must be an ancient CPU */ | |
85 | if (c->x86 == 4) | |
86 | strcpy(c->x86_model_id, "486"); | |
87 | else if (c->x86 == 3) | |
88 | strcpy(c->x86_model_id, "386"); | |
89 | } | |
90 | #endif | |
91 | } | |
92 | ||
148f9bb8 | 93 | static const struct cpu_dev default_cpu = { |
e8055139 OZ |
94 | .c_init = default_init, |
95 | .c_vendor = "Unknown", | |
96 | .c_x86_vendor = X86_VENDOR_UNKNOWN, | |
97 | }; | |
98 | ||
148f9bb8 | 99 | static const struct cpu_dev *this_cpu = &default_cpu; |
0a488a53 | 100 | |
06deef89 | 101 | DEFINE_PER_CPU_PAGE_ALIGNED(struct gdt_page, gdt_page) = { .gdt = { |
950ad7ff | 102 | #ifdef CONFIG_X86_64 |
06deef89 BG |
103 | /* |
104 | * We need valid kernel segments for data and code in long mode too | |
105 | * IRET will check the segment types kkeil 2000/10/28 | |
106 | * Also sysret mandates a special GDT layout | |
107 | * | |
9766cdbc | 108 | * TLS descriptors are currently at a different place compared to i386. |
06deef89 BG |
109 | * Hopefully nobody expects them at a fixed place (Wine?) |
110 | */ | |
1e5de182 AM |
111 | [GDT_ENTRY_KERNEL32_CS] = GDT_ENTRY_INIT(0xc09b, 0, 0xfffff), |
112 | [GDT_ENTRY_KERNEL_CS] = GDT_ENTRY_INIT(0xa09b, 0, 0xfffff), | |
113 | [GDT_ENTRY_KERNEL_DS] = GDT_ENTRY_INIT(0xc093, 0, 0xfffff), | |
114 | [GDT_ENTRY_DEFAULT_USER32_CS] = GDT_ENTRY_INIT(0xc0fb, 0, 0xfffff), | |
115 | [GDT_ENTRY_DEFAULT_USER_DS] = GDT_ENTRY_INIT(0xc0f3, 0, 0xfffff), | |
116 | [GDT_ENTRY_DEFAULT_USER_CS] = GDT_ENTRY_INIT(0xa0fb, 0, 0xfffff), | |
950ad7ff | 117 | #else |
1e5de182 AM |
118 | [GDT_ENTRY_KERNEL_CS] = GDT_ENTRY_INIT(0xc09a, 0, 0xfffff), |
119 | [GDT_ENTRY_KERNEL_DS] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), | |
120 | [GDT_ENTRY_DEFAULT_USER_CS] = GDT_ENTRY_INIT(0xc0fa, 0, 0xfffff), | |
121 | [GDT_ENTRY_DEFAULT_USER_DS] = GDT_ENTRY_INIT(0xc0f2, 0, 0xfffff), | |
bf504672 RR |
122 | /* |
123 | * Segments used for calling PnP BIOS have byte granularity. | |
124 | * They code segments and data segments have fixed 64k limits, | |
125 | * the transfer segment sizes are set at run time. | |
126 | */ | |
6842ef0e | 127 | /* 32-bit code */ |
1e5de182 | 128 | [GDT_ENTRY_PNPBIOS_CS32] = GDT_ENTRY_INIT(0x409a, 0, 0xffff), |
6842ef0e | 129 | /* 16-bit code */ |
1e5de182 | 130 | [GDT_ENTRY_PNPBIOS_CS16] = GDT_ENTRY_INIT(0x009a, 0, 0xffff), |
6842ef0e | 131 | /* 16-bit data */ |
1e5de182 | 132 | [GDT_ENTRY_PNPBIOS_DS] = GDT_ENTRY_INIT(0x0092, 0, 0xffff), |
6842ef0e | 133 | /* 16-bit data */ |
1e5de182 | 134 | [GDT_ENTRY_PNPBIOS_TS1] = GDT_ENTRY_INIT(0x0092, 0, 0), |
6842ef0e | 135 | /* 16-bit data */ |
1e5de182 | 136 | [GDT_ENTRY_PNPBIOS_TS2] = GDT_ENTRY_INIT(0x0092, 0, 0), |
bf504672 RR |
137 | /* |
138 | * The APM segments have byte granularity and their bases | |
139 | * are set at run time. All have 64k limits. | |
140 | */ | |
6842ef0e | 141 | /* 32-bit code */ |
1e5de182 | 142 | [GDT_ENTRY_APMBIOS_BASE] = GDT_ENTRY_INIT(0x409a, 0, 0xffff), |
bf504672 | 143 | /* 16-bit code */ |
1e5de182 | 144 | [GDT_ENTRY_APMBIOS_BASE+1] = GDT_ENTRY_INIT(0x009a, 0, 0xffff), |
6842ef0e | 145 | /* data */ |
72c4d853 | 146 | [GDT_ENTRY_APMBIOS_BASE+2] = GDT_ENTRY_INIT(0x4092, 0, 0xffff), |
bf504672 | 147 | |
1e5de182 AM |
148 | [GDT_ENTRY_ESPFIX_SS] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), |
149 | [GDT_ENTRY_PERCPU] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), | |
60a5317f | 150 | GDT_STACK_CANARY_INIT |
950ad7ff | 151 | #endif |
06deef89 | 152 | } }; |
7a61d35d | 153 | EXPORT_PER_CPU_SYMBOL_GPL(gdt_page); |
ae1ee11b | 154 | |
8c3641e9 | 155 | static int __init x86_mpx_setup(char *s) |
0c752a93 | 156 | { |
8c3641e9 | 157 | /* require an exact match without trailing characters */ |
2cd3949f DH |
158 | if (strlen(s)) |
159 | return 0; | |
0c752a93 | 160 | |
8c3641e9 DH |
161 | /* do not emit a message if the feature is not present */ |
162 | if (!boot_cpu_has(X86_FEATURE_MPX)) | |
163 | return 1; | |
6bad06b7 | 164 | |
8c3641e9 DH |
165 | setup_clear_cpu_cap(X86_FEATURE_MPX); |
166 | pr_info("nompx: Intel Memory Protection Extensions (MPX) disabled\n"); | |
b6f42a4a FY |
167 | return 1; |
168 | } | |
8c3641e9 | 169 | __setup("nompx", x86_mpx_setup); |
b6f42a4a | 170 | |
62d3a636 AL |
171 | #ifdef CONFIG_X86_64 |
172 | static int __init x86_pcid_setup(char *s) | |
173 | { | |
174 | /* require an exact match without trailing characters */ | |
175 | if (strlen(s)) | |
176 | return 0; | |
177 | ||
178 | /* do not emit a message if the feature is not present */ | |
179 | if (!boot_cpu_has(X86_FEATURE_PCID)) | |
180 | return 1; | |
181 | ||
182 | setup_clear_cpu_cap(X86_FEATURE_PCID); | |
183 | pr_info("nopcid: PCID feature disabled\n"); | |
184 | return 1; | |
185 | } | |
186 | __setup("nopcid", x86_pcid_setup); | |
187 | #endif | |
188 | ||
d12a72b8 AL |
189 | static int __init x86_noinvpcid_setup(char *s) |
190 | { | |
191 | /* noinvpcid doesn't accept parameters */ | |
192 | if (s) | |
193 | return -EINVAL; | |
194 | ||
195 | /* do not emit a message if the feature is not present */ | |
196 | if (!boot_cpu_has(X86_FEATURE_INVPCID)) | |
197 | return 0; | |
198 | ||
199 | setup_clear_cpu_cap(X86_FEATURE_INVPCID); | |
200 | pr_info("noinvpcid: INVPCID feature disabled\n"); | |
201 | return 0; | |
202 | } | |
203 | early_param("noinvpcid", x86_noinvpcid_setup); | |
204 | ||
ba51dced | 205 | #ifdef CONFIG_X86_32 |
148f9bb8 PG |
206 | static int cachesize_override = -1; |
207 | static int disable_x86_serial_nr = 1; | |
1da177e4 | 208 | |
0a488a53 YL |
209 | static int __init cachesize_setup(char *str) |
210 | { | |
211 | get_option(&str, &cachesize_override); | |
212 | return 1; | |
213 | } | |
214 | __setup("cachesize=", cachesize_setup); | |
215 | ||
0a488a53 YL |
216 | static int __init x86_sep_setup(char *s) |
217 | { | |
218 | setup_clear_cpu_cap(X86_FEATURE_SEP); | |
219 | return 1; | |
220 | } | |
221 | __setup("nosep", x86_sep_setup); | |
222 | ||
223 | /* Standard macro to see if a specific flag is changeable */ | |
224 | static inline int flag_is_changeable_p(u32 flag) | |
225 | { | |
226 | u32 f1, f2; | |
227 | ||
94f6bac1 KH |
228 | /* |
229 | * Cyrix and IDT cpus allow disabling of CPUID | |
230 | * so the code below may return different results | |
231 | * when it is executed before and after enabling | |
232 | * the CPUID. Add "volatile" to not allow gcc to | |
233 | * optimize the subsequent calls to this function. | |
234 | */ | |
0f3fa48a IM |
235 | asm volatile ("pushfl \n\t" |
236 | "pushfl \n\t" | |
237 | "popl %0 \n\t" | |
238 | "movl %0, %1 \n\t" | |
239 | "xorl %2, %0 \n\t" | |
240 | "pushl %0 \n\t" | |
241 | "popfl \n\t" | |
242 | "pushfl \n\t" | |
243 | "popl %0 \n\t" | |
244 | "popfl \n\t" | |
245 | ||
94f6bac1 KH |
246 | : "=&r" (f1), "=&r" (f2) |
247 | : "ir" (flag)); | |
0a488a53 YL |
248 | |
249 | return ((f1^f2) & flag) != 0; | |
250 | } | |
251 | ||
252 | /* Probe for the CPUID instruction */ | |
148f9bb8 | 253 | int have_cpuid_p(void) |
0a488a53 YL |
254 | { |
255 | return flag_is_changeable_p(X86_EFLAGS_ID); | |
256 | } | |
257 | ||
148f9bb8 | 258 | static void squash_the_stupid_serial_number(struct cpuinfo_x86 *c) |
0a488a53 | 259 | { |
0f3fa48a IM |
260 | unsigned long lo, hi; |
261 | ||
262 | if (!cpu_has(c, X86_FEATURE_PN) || !disable_x86_serial_nr) | |
263 | return; | |
264 | ||
265 | /* Disable processor serial number: */ | |
266 | ||
267 | rdmsr(MSR_IA32_BBL_CR_CTL, lo, hi); | |
268 | lo |= 0x200000; | |
269 | wrmsr(MSR_IA32_BBL_CR_CTL, lo, hi); | |
270 | ||
1b74dde7 | 271 | pr_notice("CPU serial number disabled.\n"); |
0f3fa48a IM |
272 | clear_cpu_cap(c, X86_FEATURE_PN); |
273 | ||
274 | /* Disabling the serial number may affect the cpuid level */ | |
275 | c->cpuid_level = cpuid_eax(0); | |
0a488a53 YL |
276 | } |
277 | ||
278 | static int __init x86_serial_nr_setup(char *s) | |
279 | { | |
280 | disable_x86_serial_nr = 0; | |
281 | return 1; | |
282 | } | |
283 | __setup("serialnumber", x86_serial_nr_setup); | |
ba51dced | 284 | #else |
102bbe3a YL |
285 | static inline int flag_is_changeable_p(u32 flag) |
286 | { | |
287 | return 1; | |
288 | } | |
102bbe3a YL |
289 | static inline void squash_the_stupid_serial_number(struct cpuinfo_x86 *c) |
290 | { | |
291 | } | |
ba51dced | 292 | #endif |
0a488a53 | 293 | |
de5397ad FY |
294 | static __init int setup_disable_smep(char *arg) |
295 | { | |
b2cc2a07 | 296 | setup_clear_cpu_cap(X86_FEATURE_SMEP); |
0f6ff2bc DH |
297 | /* Check for things that depend on SMEP being enabled: */ |
298 | check_mpx_erratum(&boot_cpu_data); | |
de5397ad FY |
299 | return 1; |
300 | } | |
301 | __setup("nosmep", setup_disable_smep); | |
302 | ||
b2cc2a07 | 303 | static __always_inline void setup_smep(struct cpuinfo_x86 *c) |
de5397ad | 304 | { |
b2cc2a07 | 305 | if (cpu_has(c, X86_FEATURE_SMEP)) |
375074cc | 306 | cr4_set_bits(X86_CR4_SMEP); |
de5397ad FY |
307 | } |
308 | ||
52b6179a PA |
309 | static __init int setup_disable_smap(char *arg) |
310 | { | |
b2cc2a07 | 311 | setup_clear_cpu_cap(X86_FEATURE_SMAP); |
52b6179a PA |
312 | return 1; |
313 | } | |
314 | __setup("nosmap", setup_disable_smap); | |
315 | ||
b2cc2a07 PA |
316 | static __always_inline void setup_smap(struct cpuinfo_x86 *c) |
317 | { | |
581b7f15 | 318 | unsigned long eflags = native_save_fl(); |
b2cc2a07 PA |
319 | |
320 | /* This should have been cleared long ago */ | |
b2cc2a07 PA |
321 | BUG_ON(eflags & X86_EFLAGS_AC); |
322 | ||
03bbd596 PA |
323 | if (cpu_has(c, X86_FEATURE_SMAP)) { |
324 | #ifdef CONFIG_X86_SMAP | |
375074cc | 325 | cr4_set_bits(X86_CR4_SMAP); |
03bbd596 | 326 | #else |
375074cc | 327 | cr4_clear_bits(X86_CR4_SMAP); |
03bbd596 PA |
328 | #endif |
329 | } | |
de5397ad FY |
330 | } |
331 | ||
7d6bbe55 AL |
332 | static void setup_pcid(struct cpuinfo_x86 *c) |
333 | { | |
334 | if (cpu_has(c, X86_FEATURE_PCID)) { | |
335 | if (cpu_has(c, X86_FEATURE_PGE)) { | |
0d69e4c4 AL |
336 | /* |
337 | * We'd like to use cr4_set_bits_and_update_boot(), | |
338 | * but we can't. CR4.PCIDE is special and can only | |
339 | * be set in long mode, and the early CPU init code | |
340 | * doesn't know this and would try to restore CR4.PCIDE | |
341 | * prior to entering long mode. | |
342 | * | |
343 | * Instead, we rely on the fact that hotplug, resume, | |
344 | * etc all fully restore CR4 before they write anything | |
345 | * that could have nonzero PCID bits to CR3. CR4.PCIDE | |
346 | * has no effect on the page tables themselves, so we | |
347 | * don't need it to be restored early. | |
348 | */ | |
7d6bbe55 AL |
349 | cr4_set_bits(X86_CR4_PCIDE); |
350 | } else { | |
351 | /* | |
352 | * flush_tlb_all(), as currently implemented, won't | |
353 | * work if PCID is on but PGE is not. Since that | |
354 | * combination doesn't exist on real hardware, there's | |
355 | * no reason to try to fully support it, but it's | |
356 | * polite to avoid corrupting data if we're on | |
357 | * an improperly configured VM. | |
358 | */ | |
359 | clear_cpu_cap(c, X86_FEATURE_PCID); | |
360 | } | |
361 | } | |
362 | } | |
363 | ||
06976945 DH |
364 | /* |
365 | * Protection Keys are not available in 32-bit mode. | |
366 | */ | |
367 | static bool pku_disabled; | |
368 | ||
369 | static __always_inline void setup_pku(struct cpuinfo_x86 *c) | |
370 | { | |
e8df1a95 DH |
371 | /* check the boot processor, plus compile options for PKU: */ |
372 | if (!cpu_feature_enabled(X86_FEATURE_PKU)) | |
373 | return; | |
374 | /* checks the actual processor's cpuid bits: */ | |
06976945 DH |
375 | if (!cpu_has(c, X86_FEATURE_PKU)) |
376 | return; | |
377 | if (pku_disabled) | |
378 | return; | |
379 | ||
380 | cr4_set_bits(X86_CR4_PKE); | |
381 | /* | |
382 | * Seting X86_CR4_PKE will cause the X86_FEATURE_OSPKE | |
383 | * cpuid bit to be set. We need to ensure that we | |
384 | * update that bit in this CPU's "cpu_info". | |
385 | */ | |
386 | get_cpu_cap(c); | |
387 | } | |
388 | ||
389 | #ifdef CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS | |
390 | static __init int setup_disable_pku(char *arg) | |
391 | { | |
392 | /* | |
393 | * Do not clear the X86_FEATURE_PKU bit. All of the | |
394 | * runtime checks are against OSPKE so clearing the | |
395 | * bit does nothing. | |
396 | * | |
397 | * This way, we will see "pku" in cpuinfo, but not | |
398 | * "ospke", which is exactly what we want. It shows | |
399 | * that the CPU has PKU, but the OS has not enabled it. | |
400 | * This happens to be exactly how a system would look | |
401 | * if we disabled the config option. | |
402 | */ | |
403 | pr_info("x86: 'nopku' specified, disabling Memory Protection Keys\n"); | |
404 | pku_disabled = true; | |
405 | return 1; | |
406 | } | |
407 | __setup("nopku", setup_disable_pku); | |
408 | #endif /* CONFIG_X86_64 */ | |
409 | ||
b38b0665 PA |
410 | /* |
411 | * Some CPU features depend on higher CPUID levels, which may not always | |
412 | * be available due to CPUID level capping or broken virtualization | |
413 | * software. Add those features to this table to auto-disable them. | |
414 | */ | |
415 | struct cpuid_dependent_feature { | |
416 | u32 feature; | |
417 | u32 level; | |
418 | }; | |
0f3fa48a | 419 | |
148f9bb8 | 420 | static const struct cpuid_dependent_feature |
b38b0665 PA |
421 | cpuid_dependent_features[] = { |
422 | { X86_FEATURE_MWAIT, 0x00000005 }, | |
423 | { X86_FEATURE_DCA, 0x00000009 }, | |
424 | { X86_FEATURE_XSAVE, 0x0000000d }, | |
425 | { 0, 0 } | |
426 | }; | |
427 | ||
148f9bb8 | 428 | static void filter_cpuid_features(struct cpuinfo_x86 *c, bool warn) |
b38b0665 PA |
429 | { |
430 | const struct cpuid_dependent_feature *df; | |
9766cdbc | 431 | |
b38b0665 | 432 | for (df = cpuid_dependent_features; df->feature; df++) { |
0f3fa48a IM |
433 | |
434 | if (!cpu_has(c, df->feature)) | |
435 | continue; | |
b38b0665 PA |
436 | /* |
437 | * Note: cpuid_level is set to -1 if unavailable, but | |
438 | * extended_extended_level is set to 0 if unavailable | |
439 | * and the legitimate extended levels are all negative | |
440 | * when signed; hence the weird messing around with | |
441 | * signs here... | |
442 | */ | |
0f3fa48a | 443 | if (!((s32)df->level < 0 ? |
f6db44df | 444 | (u32)df->level > (u32)c->extended_cpuid_level : |
0f3fa48a IM |
445 | (s32)df->level > (s32)c->cpuid_level)) |
446 | continue; | |
447 | ||
448 | clear_cpu_cap(c, df->feature); | |
449 | if (!warn) | |
450 | continue; | |
451 | ||
1b74dde7 CY |
452 | pr_warn("CPU: CPU feature " X86_CAP_FMT " disabled, no CPUID level 0x%x\n", |
453 | x86_cap_flag(df->feature), df->level); | |
b38b0665 | 454 | } |
f6db44df | 455 | } |
b38b0665 | 456 | |
102bbe3a YL |
457 | /* |
458 | * Naming convention should be: <Name> [(<Codename>)] | |
459 | * This table only is used unless init_<vendor>() below doesn't set it; | |
0f3fa48a IM |
460 | * in particular, if CPUID levels 0x80000002..4 are supported, this |
461 | * isn't used | |
102bbe3a YL |
462 | */ |
463 | ||
464 | /* Look up CPU names by table lookup. */ | |
148f9bb8 | 465 | static const char *table_lookup_model(struct cpuinfo_x86 *c) |
102bbe3a | 466 | { |
09dc68d9 JB |
467 | #ifdef CONFIG_X86_32 |
468 | const struct legacy_cpu_model_info *info; | |
102bbe3a YL |
469 | |
470 | if (c->x86_model >= 16) | |
471 | return NULL; /* Range check */ | |
472 | ||
473 | if (!this_cpu) | |
474 | return NULL; | |
475 | ||
09dc68d9 | 476 | info = this_cpu->legacy_models; |
102bbe3a | 477 | |
09dc68d9 | 478 | while (info->family) { |
102bbe3a YL |
479 | if (info->family == c->x86) |
480 | return info->model_names[c->x86_model]; | |
481 | info++; | |
482 | } | |
09dc68d9 | 483 | #endif |
102bbe3a YL |
484 | return NULL; /* Not found */ |
485 | } | |
486 | ||
148f9bb8 PG |
487 | __u32 cpu_caps_cleared[NCAPINTS]; |
488 | __u32 cpu_caps_set[NCAPINTS]; | |
7d851c8d | 489 | |
11e3a840 JF |
490 | void load_percpu_segment(int cpu) |
491 | { | |
492 | #ifdef CONFIG_X86_32 | |
493 | loadsegment(fs, __KERNEL_PERCPU); | |
494 | #else | |
45e876f7 | 495 | __loadsegment_simple(gs, 0); |
11e3a840 JF |
496 | wrmsrl(MSR_GS_BASE, (unsigned long)per_cpu(irq_stack_union.gs_base, cpu)); |
497 | #endif | |
60a5317f | 498 | load_stack_canary_segment(); |
11e3a840 JF |
499 | } |
500 | ||
b23adb7d AL |
501 | /* Setup the fixmap mapping only once per-processor */ |
502 | static inline void setup_fixmap_gdt(int cpu) | |
503 | { | |
45fc8757 | 504 | #ifdef CONFIG_X86_64 |
b23adb7d AL |
505 | /* On 64-bit systems, we use a read-only fixmap GDT. */ |
506 | pgprot_t prot = PAGE_KERNEL_RO; | |
45fc8757 | 507 | #else |
b23adb7d AL |
508 | /* |
509 | * On native 32-bit systems, the GDT cannot be read-only because | |
510 | * our double fault handler uses a task gate, and entering through | |
511 | * a task gate needs to change an available TSS to busy. If the GDT | |
512 | * is read-only, that will triple fault. | |
513 | * | |
514 | * On Xen PV, the GDT must be read-only because the hypervisor requires | |
515 | * it. | |
516 | */ | |
517 | pgprot_t prot = boot_cpu_has(X86_FEATURE_XENPV) ? | |
518 | PAGE_KERNEL_RO : PAGE_KERNEL; | |
45fc8757 | 519 | #endif |
69218e47 | 520 | |
b23adb7d | 521 | __set_fixmap(get_cpu_gdt_ro_index(cpu), get_cpu_gdt_paddr(cpu), prot); |
69218e47 TG |
522 | } |
523 | ||
45fc8757 TG |
524 | /* Load the original GDT from the per-cpu structure */ |
525 | void load_direct_gdt(int cpu) | |
526 | { | |
527 | struct desc_ptr gdt_descr; | |
528 | ||
529 | gdt_descr.address = (long)get_cpu_gdt_rw(cpu); | |
530 | gdt_descr.size = GDT_SIZE - 1; | |
531 | load_gdt(&gdt_descr); | |
532 | } | |
533 | EXPORT_SYMBOL_GPL(load_direct_gdt); | |
534 | ||
69218e47 TG |
535 | /* Load a fixmap remapping of the per-cpu GDT */ |
536 | void load_fixmap_gdt(int cpu) | |
537 | { | |
538 | struct desc_ptr gdt_descr; | |
539 | ||
540 | gdt_descr.address = (long)get_cpu_gdt_ro(cpu); | |
541 | gdt_descr.size = GDT_SIZE - 1; | |
542 | load_gdt(&gdt_descr); | |
543 | } | |
45fc8757 | 544 | EXPORT_SYMBOL_GPL(load_fixmap_gdt); |
69218e47 | 545 | |
0f3fa48a IM |
546 | /* |
547 | * Current gdt points %fs at the "master" per-cpu area: after this, | |
548 | * it's on the real one. | |
549 | */ | |
552be871 | 550 | void switch_to_new_gdt(int cpu) |
9d31d35b | 551 | { |
45fc8757 TG |
552 | /* Load the original GDT */ |
553 | load_direct_gdt(cpu); | |
2697fbd5 | 554 | /* Reload the per-cpu base */ |
11e3a840 | 555 | load_percpu_segment(cpu); |
9d31d35b YL |
556 | } |
557 | ||
148f9bb8 | 558 | static const struct cpu_dev *cpu_devs[X86_VENDOR_NUM] = {}; |
1da177e4 | 559 | |
148f9bb8 | 560 | static void get_model_name(struct cpuinfo_x86 *c) |
1da177e4 LT |
561 | { |
562 | unsigned int *v; | |
ee098e1a | 563 | char *p, *q, *s; |
1da177e4 | 564 | |
3da99c97 | 565 | if (c->extended_cpuid_level < 0x80000004) |
1b05d60d | 566 | return; |
1da177e4 | 567 | |
0f3fa48a | 568 | v = (unsigned int *)c->x86_model_id; |
1da177e4 LT |
569 | cpuid(0x80000002, &v[0], &v[1], &v[2], &v[3]); |
570 | cpuid(0x80000003, &v[4], &v[5], &v[6], &v[7]); | |
571 | cpuid(0x80000004, &v[8], &v[9], &v[10], &v[11]); | |
572 | c->x86_model_id[48] = 0; | |
573 | ||
ee098e1a BP |
574 | /* Trim whitespace */ |
575 | p = q = s = &c->x86_model_id[0]; | |
576 | ||
577 | while (*p == ' ') | |
578 | p++; | |
579 | ||
580 | while (*p) { | |
581 | /* Note the last non-whitespace index */ | |
582 | if (!isspace(*p)) | |
583 | s = q; | |
584 | ||
585 | *q++ = *p++; | |
586 | } | |
587 | ||
588 | *(s + 1) = '\0'; | |
1da177e4 LT |
589 | } |
590 | ||
148f9bb8 | 591 | void cpu_detect_cache_sizes(struct cpuinfo_x86 *c) |
1da177e4 | 592 | { |
9d31d35b | 593 | unsigned int n, dummy, ebx, ecx, edx, l2size; |
1da177e4 | 594 | |
3da99c97 | 595 | n = c->extended_cpuid_level; |
1da177e4 LT |
596 | |
597 | if (n >= 0x80000005) { | |
9d31d35b | 598 | cpuid(0x80000005, &dummy, &ebx, &ecx, &edx); |
9d31d35b | 599 | c->x86_cache_size = (ecx>>24) + (edx>>24); |
140fc727 YL |
600 | #ifdef CONFIG_X86_64 |
601 | /* On K8 L1 TLB is inclusive, so don't count it */ | |
602 | c->x86_tlbsize = 0; | |
603 | #endif | |
1da177e4 LT |
604 | } |
605 | ||
606 | if (n < 0x80000006) /* Some chips just has a large L1. */ | |
607 | return; | |
608 | ||
0a488a53 | 609 | cpuid(0x80000006, &dummy, &ebx, &ecx, &edx); |
1da177e4 | 610 | l2size = ecx >> 16; |
34048c9e | 611 | |
140fc727 YL |
612 | #ifdef CONFIG_X86_64 |
613 | c->x86_tlbsize += ((ebx >> 16) & 0xfff) + (ebx & 0xfff); | |
614 | #else | |
1da177e4 | 615 | /* do processor-specific cache resizing */ |
09dc68d9 JB |
616 | if (this_cpu->legacy_cache_size) |
617 | l2size = this_cpu->legacy_cache_size(c, l2size); | |
1da177e4 LT |
618 | |
619 | /* Allow user to override all this if necessary. */ | |
620 | if (cachesize_override != -1) | |
621 | l2size = cachesize_override; | |
622 | ||
34048c9e | 623 | if (l2size == 0) |
1da177e4 | 624 | return; /* Again, no L2 cache is possible */ |
140fc727 | 625 | #endif |
1da177e4 LT |
626 | |
627 | c->x86_cache_size = l2size; | |
1da177e4 LT |
628 | } |
629 | ||
e0ba94f1 AS |
630 | u16 __read_mostly tlb_lli_4k[NR_INFO]; |
631 | u16 __read_mostly tlb_lli_2m[NR_INFO]; | |
632 | u16 __read_mostly tlb_lli_4m[NR_INFO]; | |
633 | u16 __read_mostly tlb_lld_4k[NR_INFO]; | |
634 | u16 __read_mostly tlb_lld_2m[NR_INFO]; | |
635 | u16 __read_mostly tlb_lld_4m[NR_INFO]; | |
dd360393 | 636 | u16 __read_mostly tlb_lld_1g[NR_INFO]; |
e0ba94f1 | 637 | |
f94fe119 | 638 | static void cpu_detect_tlb(struct cpuinfo_x86 *c) |
e0ba94f1 AS |
639 | { |
640 | if (this_cpu->c_detect_tlb) | |
641 | this_cpu->c_detect_tlb(c); | |
642 | ||
f94fe119 | 643 | pr_info("Last level iTLB entries: 4KB %d, 2MB %d, 4MB %d\n", |
e0ba94f1 | 644 | tlb_lli_4k[ENTRIES], tlb_lli_2m[ENTRIES], |
f94fe119 SH |
645 | tlb_lli_4m[ENTRIES]); |
646 | ||
647 | pr_info("Last level dTLB entries: 4KB %d, 2MB %d, 4MB %d, 1GB %d\n", | |
648 | tlb_lld_4k[ENTRIES], tlb_lld_2m[ENTRIES], | |
649 | tlb_lld_4m[ENTRIES], tlb_lld_1g[ENTRIES]); | |
e0ba94f1 AS |
650 | } |
651 | ||
148f9bb8 | 652 | void detect_ht(struct cpuinfo_x86 *c) |
1da177e4 | 653 | { |
c8e56d20 | 654 | #ifdef CONFIG_SMP |
0a488a53 YL |
655 | u32 eax, ebx, ecx, edx; |
656 | int index_msb, core_bits; | |
2eaad1fd | 657 | static bool printed; |
1da177e4 | 658 | |
0a488a53 | 659 | if (!cpu_has(c, X86_FEATURE_HT)) |
9d31d35b | 660 | return; |
1da177e4 | 661 | |
0a488a53 YL |
662 | if (cpu_has(c, X86_FEATURE_CMP_LEGACY)) |
663 | goto out; | |
1da177e4 | 664 | |
1cd78776 YL |
665 | if (cpu_has(c, X86_FEATURE_XTOPOLOGY)) |
666 | return; | |
1da177e4 | 667 | |
0a488a53 | 668 | cpuid(1, &eax, &ebx, &ecx, &edx); |
1da177e4 | 669 | |
9d31d35b YL |
670 | smp_num_siblings = (ebx & 0xff0000) >> 16; |
671 | ||
672 | if (smp_num_siblings == 1) { | |
1b74dde7 | 673 | pr_info_once("CPU0: Hyper-Threading is disabled\n"); |
0f3fa48a IM |
674 | goto out; |
675 | } | |
9d31d35b | 676 | |
0f3fa48a IM |
677 | if (smp_num_siblings <= 1) |
678 | goto out; | |
9d31d35b | 679 | |
0f3fa48a IM |
680 | index_msb = get_count_order(smp_num_siblings); |
681 | c->phys_proc_id = apic->phys_pkg_id(c->initial_apicid, index_msb); | |
9d31d35b | 682 | |
0f3fa48a | 683 | smp_num_siblings = smp_num_siblings / c->x86_max_cores; |
9d31d35b | 684 | |
0f3fa48a | 685 | index_msb = get_count_order(smp_num_siblings); |
9d31d35b | 686 | |
0f3fa48a | 687 | core_bits = get_count_order(c->x86_max_cores); |
9d31d35b | 688 | |
0f3fa48a IM |
689 | c->cpu_core_id = apic->phys_pkg_id(c->initial_apicid, index_msb) & |
690 | ((1 << core_bits) - 1); | |
1da177e4 | 691 | |
0a488a53 | 692 | out: |
2eaad1fd | 693 | if (!printed && (c->x86_max_cores * smp_num_siblings) > 1) { |
1b74dde7 CY |
694 | pr_info("CPU: Physical Processor ID: %d\n", |
695 | c->phys_proc_id); | |
696 | pr_info("CPU: Processor Core ID: %d\n", | |
697 | c->cpu_core_id); | |
2eaad1fd | 698 | printed = 1; |
9d31d35b | 699 | } |
9d31d35b | 700 | #endif |
97e4db7c | 701 | } |
1da177e4 | 702 | |
148f9bb8 | 703 | static void get_cpu_vendor(struct cpuinfo_x86 *c) |
1da177e4 LT |
704 | { |
705 | char *v = c->x86_vendor_id; | |
0f3fa48a | 706 | int i; |
1da177e4 LT |
707 | |
708 | for (i = 0; i < X86_VENDOR_NUM; i++) { | |
10a434fc YL |
709 | if (!cpu_devs[i]) |
710 | break; | |
711 | ||
712 | if (!strcmp(v, cpu_devs[i]->c_ident[0]) || | |
713 | (cpu_devs[i]->c_ident[1] && | |
714 | !strcmp(v, cpu_devs[i]->c_ident[1]))) { | |
0f3fa48a | 715 | |
10a434fc YL |
716 | this_cpu = cpu_devs[i]; |
717 | c->x86_vendor = this_cpu->c_x86_vendor; | |
718 | return; | |
1da177e4 LT |
719 | } |
720 | } | |
10a434fc | 721 | |
1b74dde7 CY |
722 | pr_err_once("CPU: vendor_id '%s' unknown, using generic init.\n" \ |
723 | "CPU: Your system may be unstable.\n", v); | |
10a434fc | 724 | |
fe38d855 CE |
725 | c->x86_vendor = X86_VENDOR_UNKNOWN; |
726 | this_cpu = &default_cpu; | |
1da177e4 LT |
727 | } |
728 | ||
148f9bb8 | 729 | void cpu_detect(struct cpuinfo_x86 *c) |
1da177e4 | 730 | { |
1da177e4 | 731 | /* Get vendor name */ |
4a148513 HH |
732 | cpuid(0x00000000, (unsigned int *)&c->cpuid_level, |
733 | (unsigned int *)&c->x86_vendor_id[0], | |
734 | (unsigned int *)&c->x86_vendor_id[8], | |
735 | (unsigned int *)&c->x86_vendor_id[4]); | |
1da177e4 | 736 | |
1da177e4 | 737 | c->x86 = 4; |
9d31d35b | 738 | /* Intel-defined flags: level 0x00000001 */ |
1da177e4 LT |
739 | if (c->cpuid_level >= 0x00000001) { |
740 | u32 junk, tfms, cap0, misc; | |
0f3fa48a | 741 | |
1da177e4 | 742 | cpuid(0x00000001, &tfms, &misc, &junk, &cap0); |
99f925ce BP |
743 | c->x86 = x86_family(tfms); |
744 | c->x86_model = x86_model(tfms); | |
745 | c->x86_mask = x86_stepping(tfms); | |
0f3fa48a | 746 | |
d4387bd3 | 747 | if (cap0 & (1<<19)) { |
d4387bd3 | 748 | c->x86_clflush_size = ((misc >> 8) & 0xff) * 8; |
9d31d35b | 749 | c->x86_cache_alignment = c->x86_clflush_size; |
d4387bd3 | 750 | } |
1da177e4 | 751 | } |
1da177e4 | 752 | } |
3da99c97 | 753 | |
8bf1ebca AL |
754 | static void apply_forced_caps(struct cpuinfo_x86 *c) |
755 | { | |
756 | int i; | |
757 | ||
758 | for (i = 0; i < NCAPINTS; i++) { | |
759 | c->x86_capability[i] &= ~cpu_caps_cleared[i]; | |
760 | c->x86_capability[i] |= cpu_caps_set[i]; | |
761 | } | |
762 | } | |
763 | ||
148f9bb8 | 764 | void get_cpu_cap(struct cpuinfo_x86 *c) |
093af8d7 | 765 | { |
39c06df4 | 766 | u32 eax, ebx, ecx, edx; |
093af8d7 | 767 | |
3da99c97 YL |
768 | /* Intel-defined flags: level 0x00000001 */ |
769 | if (c->cpuid_level >= 0x00000001) { | |
39c06df4 | 770 | cpuid(0x00000001, &eax, &ebx, &ecx, &edx); |
0f3fa48a | 771 | |
39c06df4 BP |
772 | c->x86_capability[CPUID_1_ECX] = ecx; |
773 | c->x86_capability[CPUID_1_EDX] = edx; | |
3da99c97 | 774 | } |
093af8d7 | 775 | |
3df8d920 AL |
776 | /* Thermal and Power Management Leaf: level 0x00000006 (eax) */ |
777 | if (c->cpuid_level >= 0x00000006) | |
778 | c->x86_capability[CPUID_6_EAX] = cpuid_eax(0x00000006); | |
779 | ||
bdc802dc PA |
780 | /* Additional Intel-defined flags: level 0x00000007 */ |
781 | if (c->cpuid_level >= 0x00000007) { | |
bdc802dc | 782 | cpuid_count(0x00000007, 0, &eax, &ebx, &ecx, &edx); |
39c06df4 | 783 | c->x86_capability[CPUID_7_0_EBX] = ebx; |
dfb4a70f | 784 | c->x86_capability[CPUID_7_ECX] = ecx; |
bdc802dc PA |
785 | } |
786 | ||
6229ad27 FY |
787 | /* Extended state features: level 0x0000000d */ |
788 | if (c->cpuid_level >= 0x0000000d) { | |
6229ad27 FY |
789 | cpuid_count(0x0000000d, 1, &eax, &ebx, &ecx, &edx); |
790 | ||
39c06df4 | 791 | c->x86_capability[CPUID_D_1_EAX] = eax; |
6229ad27 FY |
792 | } |
793 | ||
cbc82b17 PWJ |
794 | /* Additional Intel-defined flags: level 0x0000000F */ |
795 | if (c->cpuid_level >= 0x0000000F) { | |
cbc82b17 PWJ |
796 | |
797 | /* QoS sub-leaf, EAX=0Fh, ECX=0 */ | |
798 | cpuid_count(0x0000000F, 0, &eax, &ebx, &ecx, &edx); | |
39c06df4 BP |
799 | c->x86_capability[CPUID_F_0_EDX] = edx; |
800 | ||
cbc82b17 PWJ |
801 | if (cpu_has(c, X86_FEATURE_CQM_LLC)) { |
802 | /* will be overridden if occupancy monitoring exists */ | |
803 | c->x86_cache_max_rmid = ebx; | |
804 | ||
805 | /* QoS sub-leaf, EAX=0Fh, ECX=1 */ | |
806 | cpuid_count(0x0000000F, 1, &eax, &ebx, &ecx, &edx); | |
39c06df4 BP |
807 | c->x86_capability[CPUID_F_1_EDX] = edx; |
808 | ||
33c3cc7a VS |
809 | if ((cpu_has(c, X86_FEATURE_CQM_OCCUP_LLC)) || |
810 | ((cpu_has(c, X86_FEATURE_CQM_MBM_TOTAL)) || | |
811 | (cpu_has(c, X86_FEATURE_CQM_MBM_LOCAL)))) { | |
cbc82b17 PWJ |
812 | c->x86_cache_max_rmid = ecx; |
813 | c->x86_cache_occ_scale = ebx; | |
814 | } | |
815 | } else { | |
816 | c->x86_cache_max_rmid = -1; | |
817 | c->x86_cache_occ_scale = -1; | |
818 | } | |
819 | } | |
820 | ||
3da99c97 | 821 | /* AMD-defined flags: level 0x80000001 */ |
39c06df4 BP |
822 | eax = cpuid_eax(0x80000000); |
823 | c->extended_cpuid_level = eax; | |
824 | ||
825 | if ((eax & 0xffff0000) == 0x80000000) { | |
826 | if (eax >= 0x80000001) { | |
827 | cpuid(0x80000001, &eax, &ebx, &ecx, &edx); | |
0f3fa48a | 828 | |
39c06df4 BP |
829 | c->x86_capability[CPUID_8000_0001_ECX] = ecx; |
830 | c->x86_capability[CPUID_8000_0001_EDX] = edx; | |
093af8d7 | 831 | } |
093af8d7 | 832 | } |
093af8d7 | 833 | |
71faad43 YG |
834 | if (c->extended_cpuid_level >= 0x80000007) { |
835 | cpuid(0x80000007, &eax, &ebx, &ecx, &edx); | |
836 | ||
837 | c->x86_capability[CPUID_8000_0007_EBX] = ebx; | |
838 | c->x86_power = edx; | |
839 | } | |
840 | ||
5122c890 | 841 | if (c->extended_cpuid_level >= 0x80000008) { |
39c06df4 | 842 | cpuid(0x80000008, &eax, &ebx, &ecx, &edx); |
5122c890 YL |
843 | |
844 | c->x86_virt_bits = (eax >> 8) & 0xff; | |
845 | c->x86_phys_bits = eax & 0xff; | |
39c06df4 | 846 | c->x86_capability[CPUID_8000_0008_EBX] = ebx; |
093af8d7 | 847 | } |
13c6c532 JB |
848 | #ifdef CONFIG_X86_32 |
849 | else if (cpu_has(c, X86_FEATURE_PAE) || cpu_has(c, X86_FEATURE_PSE36)) | |
850 | c->x86_phys_bits = 36; | |
5122c890 | 851 | #endif |
e3224234 | 852 | |
2ccd71f1 | 853 | if (c->extended_cpuid_level >= 0x8000000a) |
39c06df4 | 854 | c->x86_capability[CPUID_8000_000A_EDX] = cpuid_edx(0x8000000a); |
093af8d7 | 855 | |
1dedefd1 | 856 | init_scattered_cpuid_features(c); |
60d34501 AL |
857 | |
858 | /* | |
859 | * Clear/Set all flags overridden by options, after probe. | |
860 | * This needs to happen each time we re-probe, which may happen | |
861 | * several times during CPU initialization. | |
862 | */ | |
863 | apply_forced_caps(c); | |
093af8d7 | 864 | } |
1da177e4 | 865 | |
148f9bb8 | 866 | static void identify_cpu_without_cpuid(struct cpuinfo_x86 *c) |
aef93c8b YL |
867 | { |
868 | #ifdef CONFIG_X86_32 | |
869 | int i; | |
870 | ||
871 | /* | |
872 | * First of all, decide if this is a 486 or higher | |
873 | * It's a 486 if we can modify the AC flag | |
874 | */ | |
875 | if (flag_is_changeable_p(X86_EFLAGS_AC)) | |
876 | c->x86 = 4; | |
877 | else | |
878 | c->x86 = 3; | |
879 | ||
880 | for (i = 0; i < X86_VENDOR_NUM; i++) | |
881 | if (cpu_devs[i] && cpu_devs[i]->c_identify) { | |
882 | c->x86_vendor_id[0] = 0; | |
883 | cpu_devs[i]->c_identify(c); | |
884 | if (c->x86_vendor_id[0]) { | |
885 | get_cpu_vendor(c); | |
886 | break; | |
887 | } | |
888 | } | |
889 | #endif | |
890 | } | |
891 | ||
34048c9e PC |
892 | /* |
893 | * Do minimum CPU detection early. | |
894 | * Fields really needed: vendor, cpuid_level, family, model, mask, | |
895 | * cache alignment. | |
896 | * The others are not touched to avoid unwanted side effects. | |
897 | * | |
898 | * WARNING: this function is only called on the BP. Don't add code here | |
899 | * that is supposed to run on all CPUs. | |
900 | */ | |
3da99c97 | 901 | static void __init early_identify_cpu(struct cpuinfo_x86 *c) |
d7cd5611 | 902 | { |
6627d242 YL |
903 | #ifdef CONFIG_X86_64 |
904 | c->x86_clflush_size = 64; | |
13c6c532 JB |
905 | c->x86_phys_bits = 36; |
906 | c->x86_virt_bits = 48; | |
6627d242 | 907 | #else |
d4387bd3 | 908 | c->x86_clflush_size = 32; |
13c6c532 JB |
909 | c->x86_phys_bits = 32; |
910 | c->x86_virt_bits = 32; | |
6627d242 | 911 | #endif |
0a488a53 | 912 | c->x86_cache_alignment = c->x86_clflush_size; |
d7cd5611 | 913 | |
3da99c97 | 914 | memset(&c->x86_capability, 0, sizeof c->x86_capability); |
0a488a53 | 915 | c->extended_cpuid_level = 0; |
d7cd5611 | 916 | |
aef93c8b | 917 | /* cyrix could have cpuid enabled via c_identify()*/ |
05fb3c19 AL |
918 | if (have_cpuid_p()) { |
919 | cpu_detect(c); | |
920 | get_cpu_vendor(c); | |
921 | get_cpu_cap(c); | |
78d1b296 | 922 | setup_force_cpu_cap(X86_FEATURE_CPUID); |
d7cd5611 | 923 | |
05fb3c19 AL |
924 | if (this_cpu->c_early_init) |
925 | this_cpu->c_early_init(c); | |
12cf105c | 926 | |
05fb3c19 AL |
927 | c->cpu_index = 0; |
928 | filter_cpuid_features(c, false); | |
093af8d7 | 929 | |
05fb3c19 AL |
930 | if (this_cpu->c_bsp_init) |
931 | this_cpu->c_bsp_init(c); | |
78d1b296 BP |
932 | } else { |
933 | identify_cpu_without_cpuid(c); | |
934 | setup_clear_cpu_cap(X86_FEATURE_CPUID); | |
05fb3c19 | 935 | } |
c3b83598 BP |
936 | |
937 | setup_force_cpu_cap(X86_FEATURE_ALWAYS); | |
db52ef74 | 938 | fpu__init_system(c); |
d7cd5611 RR |
939 | } |
940 | ||
9d31d35b YL |
941 | void __init early_cpu_init(void) |
942 | { | |
02dde8b4 | 943 | const struct cpu_dev *const *cdev; |
10a434fc YL |
944 | int count = 0; |
945 | ||
ac23f253 | 946 | #ifdef CONFIG_PROCESSOR_SELECT |
1b74dde7 | 947 | pr_info("KERNEL supported cpus:\n"); |
31c997ca IM |
948 | #endif |
949 | ||
10a434fc | 950 | for (cdev = __x86_cpu_dev_start; cdev < __x86_cpu_dev_end; cdev++) { |
02dde8b4 | 951 | const struct cpu_dev *cpudev = *cdev; |
9d31d35b | 952 | |
10a434fc YL |
953 | if (count >= X86_VENDOR_NUM) |
954 | break; | |
955 | cpu_devs[count] = cpudev; | |
956 | count++; | |
957 | ||
ac23f253 | 958 | #ifdef CONFIG_PROCESSOR_SELECT |
31c997ca IM |
959 | { |
960 | unsigned int j; | |
961 | ||
962 | for (j = 0; j < 2; j++) { | |
963 | if (!cpudev->c_ident[j]) | |
964 | continue; | |
1b74dde7 | 965 | pr_info(" %s %s\n", cpudev->c_vendor, |
31c997ca IM |
966 | cpudev->c_ident[j]); |
967 | } | |
10a434fc | 968 | } |
0388423d | 969 | #endif |
10a434fc | 970 | } |
9d31d35b | 971 | early_identify_cpu(&boot_cpu_data); |
d7cd5611 | 972 | } |
093af8d7 | 973 | |
b6734c35 | 974 | /* |
366d4a43 BP |
975 | * The NOPL instruction is supposed to exist on all CPUs of family >= 6; |
976 | * unfortunately, that's not true in practice because of early VIA | |
977 | * chips and (more importantly) broken virtualizers that are not easy | |
978 | * to detect. In the latter case it doesn't even *fail* reliably, so | |
979 | * probing for it doesn't even work. Disable it completely on 32-bit | |
ba0593bf | 980 | * unless we can find a reliable way to detect all the broken cases. |
366d4a43 | 981 | * Enable it explicitly on 64-bit for non-constant inputs of cpu_has(). |
b6734c35 | 982 | */ |
148f9bb8 | 983 | static void detect_nopl(struct cpuinfo_x86 *c) |
b6734c35 | 984 | { |
366d4a43 | 985 | #ifdef CONFIG_X86_32 |
b6734c35 | 986 | clear_cpu_cap(c, X86_FEATURE_NOPL); |
366d4a43 BP |
987 | #else |
988 | set_cpu_cap(c, X86_FEATURE_NOPL); | |
58a5aac5 | 989 | #endif |
d7cd5611 | 990 | } |
58a5aac5 | 991 | |
7a5d6704 AL |
992 | static void detect_null_seg_behavior(struct cpuinfo_x86 *c) |
993 | { | |
994 | #ifdef CONFIG_X86_64 | |
58a5aac5 | 995 | /* |
7a5d6704 AL |
996 | * Empirically, writing zero to a segment selector on AMD does |
997 | * not clear the base, whereas writing zero to a segment | |
998 | * selector on Intel does clear the base. Intel's behavior | |
999 | * allows slightly faster context switches in the common case | |
1000 | * where GS is unused by the prev and next threads. | |
58a5aac5 | 1001 | * |
7a5d6704 AL |
1002 | * Since neither vendor documents this anywhere that I can see, |
1003 | * detect it directly instead of hardcoding the choice by | |
1004 | * vendor. | |
1005 | * | |
1006 | * I've designated AMD's behavior as the "bug" because it's | |
1007 | * counterintuitive and less friendly. | |
58a5aac5 | 1008 | */ |
7a5d6704 AL |
1009 | |
1010 | unsigned long old_base, tmp; | |
1011 | rdmsrl(MSR_FS_BASE, old_base); | |
1012 | wrmsrl(MSR_FS_BASE, 1); | |
1013 | loadsegment(fs, 0); | |
1014 | rdmsrl(MSR_FS_BASE, tmp); | |
1015 | if (tmp != 0) | |
1016 | set_cpu_bug(c, X86_BUG_NULL_SEG); | |
1017 | wrmsrl(MSR_FS_BASE, old_base); | |
366d4a43 | 1018 | #endif |
d7cd5611 RR |
1019 | } |
1020 | ||
148f9bb8 | 1021 | static void generic_identify(struct cpuinfo_x86 *c) |
1da177e4 | 1022 | { |
aef93c8b | 1023 | c->extended_cpuid_level = 0; |
1da177e4 | 1024 | |
3da99c97 | 1025 | if (!have_cpuid_p()) |
aef93c8b | 1026 | identify_cpu_without_cpuid(c); |
1d67953f | 1027 | |
aef93c8b | 1028 | /* cyrix could have cpuid enabled via c_identify()*/ |
a9853dd6 | 1029 | if (!have_cpuid_p()) |
aef93c8b | 1030 | return; |
1da177e4 | 1031 | |
3da99c97 | 1032 | cpu_detect(c); |
1da177e4 | 1033 | |
3da99c97 | 1034 | get_cpu_vendor(c); |
1da177e4 | 1035 | |
3da99c97 | 1036 | get_cpu_cap(c); |
1da177e4 | 1037 | |
3da99c97 YL |
1038 | if (c->cpuid_level >= 0x00000001) { |
1039 | c->initial_apicid = (cpuid_ebx(1) >> 24) & 0xFF; | |
b89d3b3e | 1040 | #ifdef CONFIG_X86_32 |
c8e56d20 | 1041 | # ifdef CONFIG_SMP |
cb8cc442 | 1042 | c->apicid = apic->phys_pkg_id(c->initial_apicid, 0); |
b89d3b3e | 1043 | # else |
3da99c97 | 1044 | c->apicid = c->initial_apicid; |
b89d3b3e YL |
1045 | # endif |
1046 | #endif | |
b89d3b3e | 1047 | c->phys_proc_id = c->initial_apicid; |
3da99c97 | 1048 | } |
1da177e4 | 1049 | |
1b05d60d | 1050 | get_model_name(c); /* Default name */ |
1da177e4 | 1051 | |
3da99c97 | 1052 | detect_nopl(c); |
7a5d6704 AL |
1053 | |
1054 | detect_null_seg_behavior(c); | |
0230bb03 AL |
1055 | |
1056 | /* | |
1057 | * ESPFIX is a strange bug. All real CPUs have it. Paravirt | |
1058 | * systems that run Linux at CPL > 0 may or may not have the | |
1059 | * issue, but, even if they have the issue, there's absolutely | |
1060 | * nothing we can do about it because we can't use the real IRET | |
1061 | * instruction. | |
1062 | * | |
1063 | * NB: For the time being, only 32-bit kernels support | |
1064 | * X86_BUG_ESPFIX as such. 64-bit kernels directly choose | |
1065 | * whether to apply espfix using paravirt hooks. If any | |
1066 | * non-paravirt system ever shows up that does *not* have the | |
1067 | * ESPFIX issue, we can change this. | |
1068 | */ | |
1069 | #ifdef CONFIG_X86_32 | |
1070 | # ifdef CONFIG_PARAVIRT | |
1071 | do { | |
1072 | extern void native_iret(void); | |
1073 | if (pv_cpu_ops.iret == native_iret) | |
1074 | set_cpu_bug(c, X86_BUG_ESPFIX); | |
1075 | } while (0); | |
1076 | # else | |
1077 | set_cpu_bug(c, X86_BUG_ESPFIX); | |
1078 | # endif | |
1079 | #endif | |
1da177e4 | 1080 | } |
1da177e4 | 1081 | |
cbc82b17 PWJ |
1082 | static void x86_init_cache_qos(struct cpuinfo_x86 *c) |
1083 | { | |
1084 | /* | |
1085 | * The heavy lifting of max_rmid and cache_occ_scale are handled | |
1086 | * in get_cpu_cap(). Here we just set the max_rmid for the boot_cpu | |
1087 | * in case CQM bits really aren't there in this CPU. | |
1088 | */ | |
1089 | if (c != &boot_cpu_data) { | |
1090 | boot_cpu_data.x86_cache_max_rmid = | |
1091 | min(boot_cpu_data.x86_cache_max_rmid, | |
1092 | c->x86_cache_max_rmid); | |
1093 | } | |
1094 | } | |
1095 | ||
d49597fd | 1096 | /* |
9d85eb91 TG |
1097 | * Validate that ACPI/mptables have the same information about the |
1098 | * effective APIC id and update the package map. | |
d49597fd | 1099 | */ |
9d85eb91 | 1100 | static void validate_apic_and_package_id(struct cpuinfo_x86 *c) |
d49597fd TG |
1101 | { |
1102 | #ifdef CONFIG_SMP | |
9d85eb91 | 1103 | unsigned int apicid, cpu = smp_processor_id(); |
d49597fd TG |
1104 | |
1105 | apicid = apic->cpu_present_to_apicid(cpu); | |
d49597fd | 1106 | |
9d85eb91 TG |
1107 | if (apicid != c->apicid) { |
1108 | pr_err(FW_BUG "CPU%u: APIC id mismatch. Firmware: %x APIC: %x\n", | |
d49597fd | 1109 | cpu, apicid, c->initial_apicid); |
d49597fd | 1110 | } |
9d85eb91 | 1111 | BUG_ON(topology_update_package_map(c->phys_proc_id, cpu)); |
d49597fd TG |
1112 | #else |
1113 | c->logical_proc_id = 0; | |
1114 | #endif | |
1115 | } | |
1116 | ||
1da177e4 LT |
1117 | /* |
1118 | * This does the hard work of actually picking apart the CPU stuff... | |
1119 | */ | |
148f9bb8 | 1120 | static void identify_cpu(struct cpuinfo_x86 *c) |
1da177e4 LT |
1121 | { |
1122 | int i; | |
1123 | ||
1124 | c->loops_per_jiffy = loops_per_jiffy; | |
1125 | c->x86_cache_size = -1; | |
1126 | c->x86_vendor = X86_VENDOR_UNKNOWN; | |
1da177e4 LT |
1127 | c->x86_model = c->x86_mask = 0; /* So far unknown... */ |
1128 | c->x86_vendor_id[0] = '\0'; /* Unset */ | |
1129 | c->x86_model_id[0] = '\0'; /* Unset */ | |
94605eff | 1130 | c->x86_max_cores = 1; |
102bbe3a | 1131 | c->x86_coreid_bits = 0; |
79a8b9aa | 1132 | c->cu_id = 0xff; |
11fdd252 | 1133 | #ifdef CONFIG_X86_64 |
102bbe3a | 1134 | c->x86_clflush_size = 64; |
13c6c532 JB |
1135 | c->x86_phys_bits = 36; |
1136 | c->x86_virt_bits = 48; | |
102bbe3a YL |
1137 | #else |
1138 | c->cpuid_level = -1; /* CPUID not detected */ | |
770d132f | 1139 | c->x86_clflush_size = 32; |
13c6c532 JB |
1140 | c->x86_phys_bits = 32; |
1141 | c->x86_virt_bits = 32; | |
102bbe3a YL |
1142 | #endif |
1143 | c->x86_cache_alignment = c->x86_clflush_size; | |
1da177e4 LT |
1144 | memset(&c->x86_capability, 0, sizeof c->x86_capability); |
1145 | ||
1da177e4 LT |
1146 | generic_identify(c); |
1147 | ||
3898534d | 1148 | if (this_cpu->c_identify) |
1da177e4 LT |
1149 | this_cpu->c_identify(c); |
1150 | ||
6a6256f9 | 1151 | /* Clear/Set all flags overridden by options, after probe */ |
8bf1ebca | 1152 | apply_forced_caps(c); |
2759c328 | 1153 | |
102bbe3a | 1154 | #ifdef CONFIG_X86_64 |
cb8cc442 | 1155 | c->apicid = apic->phys_pkg_id(c->initial_apicid, 0); |
102bbe3a YL |
1156 | #endif |
1157 | ||
1da177e4 LT |
1158 | /* |
1159 | * Vendor-specific initialization. In this section we | |
1160 | * canonicalize the feature flags, meaning if there are | |
1161 | * features a certain CPU supports which CPUID doesn't | |
1162 | * tell us, CPUID claiming incorrect flags, or other bugs, | |
1163 | * we handle them here. | |
1164 | * | |
1165 | * At the end of this section, c->x86_capability better | |
1166 | * indicate the features this CPU genuinely supports! | |
1167 | */ | |
1168 | if (this_cpu->c_init) | |
1169 | this_cpu->c_init(c); | |
1170 | ||
1171 | /* Disable the PN if appropriate */ | |
1172 | squash_the_stupid_serial_number(c); | |
1173 | ||
b2cc2a07 PA |
1174 | /* Set up SMEP/SMAP */ |
1175 | setup_smep(c); | |
1176 | setup_smap(c); | |
1177 | ||
7d6bbe55 AL |
1178 | /* Set up PCID */ |
1179 | setup_pcid(c); | |
1180 | ||
1da177e4 | 1181 | /* |
0f3fa48a IM |
1182 | * The vendor-specific functions might have changed features. |
1183 | * Now we do "generic changes." | |
1da177e4 LT |
1184 | */ |
1185 | ||
b38b0665 PA |
1186 | /* Filter out anything that depends on CPUID levels we don't have */ |
1187 | filter_cpuid_features(c, true); | |
1188 | ||
1da177e4 | 1189 | /* If the model name is still unset, do table lookup. */ |
34048c9e | 1190 | if (!c->x86_model_id[0]) { |
02dde8b4 | 1191 | const char *p; |
1da177e4 | 1192 | p = table_lookup_model(c); |
34048c9e | 1193 | if (p) |
1da177e4 LT |
1194 | strcpy(c->x86_model_id, p); |
1195 | else | |
1196 | /* Last resort... */ | |
1197 | sprintf(c->x86_model_id, "%02x/%02x", | |
54a20f8c | 1198 | c->x86, c->x86_model); |
1da177e4 LT |
1199 | } |
1200 | ||
102bbe3a YL |
1201 | #ifdef CONFIG_X86_64 |
1202 | detect_ht(c); | |
1203 | #endif | |
1204 | ||
49d859d7 | 1205 | x86_init_rdrand(c); |
cbc82b17 | 1206 | x86_init_cache_qos(c); |
06976945 | 1207 | setup_pku(c); |
3e0c3737 YL |
1208 | |
1209 | /* | |
6a6256f9 | 1210 | * Clear/Set all flags overridden by options, need do it |
3e0c3737 YL |
1211 | * before following smp all cpus cap AND. |
1212 | */ | |
8bf1ebca | 1213 | apply_forced_caps(c); |
3e0c3737 | 1214 | |
1da177e4 LT |
1215 | /* |
1216 | * On SMP, boot_cpu_data holds the common feature set between | |
1217 | * all CPUs; so make sure that we indicate which features are | |
1218 | * common between the CPUs. The first time this routine gets | |
1219 | * executed, c == &boot_cpu_data. | |
1220 | */ | |
34048c9e | 1221 | if (c != &boot_cpu_data) { |
1da177e4 | 1222 | /* AND the already accumulated flags with these */ |
9d31d35b | 1223 | for (i = 0; i < NCAPINTS; i++) |
1da177e4 | 1224 | boot_cpu_data.x86_capability[i] &= c->x86_capability[i]; |
65fc985b BP |
1225 | |
1226 | /* OR, i.e. replicate the bug flags */ | |
1227 | for (i = NCAPINTS; i < NCAPINTS + NBUGINTS; i++) | |
1228 | c->x86_capability[i] |= boot_cpu_data.x86_capability[i]; | |
1da177e4 LT |
1229 | } |
1230 | ||
1231 | /* Init Machine Check Exception if available. */ | |
5e09954a | 1232 | mcheck_cpu_init(c); |
30d432df AK |
1233 | |
1234 | select_idle_routine(c); | |
102bbe3a | 1235 | |
de2d9445 | 1236 | #ifdef CONFIG_NUMA |
102bbe3a YL |
1237 | numa_add_cpu(smp_processor_id()); |
1238 | #endif | |
a6c4e076 | 1239 | } |
31ab269a | 1240 | |
8b6c0ab1 IM |
1241 | /* |
1242 | * Set up the CPU state needed to execute SYSENTER/SYSEXIT instructions | |
1243 | * on 32-bit kernels: | |
1244 | */ | |
cfda7bb9 AL |
1245 | #ifdef CONFIG_X86_32 |
1246 | void enable_sep_cpu(void) | |
1247 | { | |
8b6c0ab1 IM |
1248 | struct tss_struct *tss; |
1249 | int cpu; | |
cfda7bb9 | 1250 | |
b3edfda4 BP |
1251 | if (!boot_cpu_has(X86_FEATURE_SEP)) |
1252 | return; | |
1253 | ||
8b6c0ab1 IM |
1254 | cpu = get_cpu(); |
1255 | tss = &per_cpu(cpu_tss, cpu); | |
1256 | ||
8b6c0ab1 | 1257 | /* |
cf9328cc AL |
1258 | * We cache MSR_IA32_SYSENTER_CS's value in the TSS's ss1 field -- |
1259 | * see the big comment in struct x86_hw_tss's definition. | |
8b6c0ab1 | 1260 | */ |
cfda7bb9 AL |
1261 | |
1262 | tss->x86_tss.ss1 = __KERNEL_CS; | |
8b6c0ab1 IM |
1263 | wrmsr(MSR_IA32_SYSENTER_CS, tss->x86_tss.ss1, 0); |
1264 | ||
cf9328cc AL |
1265 | wrmsr(MSR_IA32_SYSENTER_ESP, |
1266 | (unsigned long)tss + offsetofend(struct tss_struct, SYSENTER_stack), | |
1267 | 0); | |
8b6c0ab1 | 1268 | |
4c8cd0c5 | 1269 | wrmsr(MSR_IA32_SYSENTER_EIP, (unsigned long)entry_SYSENTER_32, 0); |
8b6c0ab1 | 1270 | |
cfda7bb9 AL |
1271 | put_cpu(); |
1272 | } | |
e04d645f GC |
1273 | #endif |
1274 | ||
a6c4e076 JF |
1275 | void __init identify_boot_cpu(void) |
1276 | { | |
1277 | identify_cpu(&boot_cpu_data); | |
102bbe3a | 1278 | #ifdef CONFIG_X86_32 |
a6c4e076 | 1279 | sysenter_setup(); |
6fe940d6 | 1280 | enable_sep_cpu(); |
102bbe3a | 1281 | #endif |
5b556332 | 1282 | cpu_detect_tlb(&boot_cpu_data); |
a6c4e076 | 1283 | } |
3b520b23 | 1284 | |
148f9bb8 | 1285 | void identify_secondary_cpu(struct cpuinfo_x86 *c) |
a6c4e076 JF |
1286 | { |
1287 | BUG_ON(c == &boot_cpu_data); | |
1288 | identify_cpu(c); | |
102bbe3a | 1289 | #ifdef CONFIG_X86_32 |
a6c4e076 | 1290 | enable_sep_cpu(); |
102bbe3a | 1291 | #endif |
a6c4e076 | 1292 | mtrr_ap_init(); |
9d85eb91 | 1293 | validate_apic_and_package_id(c); |
1da177e4 LT |
1294 | } |
1295 | ||
191679fd AK |
1296 | static __init int setup_noclflush(char *arg) |
1297 | { | |
840d2830 | 1298 | setup_clear_cpu_cap(X86_FEATURE_CLFLUSH); |
da4aaa7d | 1299 | setup_clear_cpu_cap(X86_FEATURE_CLFLUSHOPT); |
191679fd AK |
1300 | return 1; |
1301 | } | |
1302 | __setup("noclflush", setup_noclflush); | |
1303 | ||
148f9bb8 | 1304 | void print_cpu_info(struct cpuinfo_x86 *c) |
1da177e4 | 1305 | { |
02dde8b4 | 1306 | const char *vendor = NULL; |
1da177e4 | 1307 | |
0f3fa48a | 1308 | if (c->x86_vendor < X86_VENDOR_NUM) { |
1da177e4 | 1309 | vendor = this_cpu->c_vendor; |
0f3fa48a IM |
1310 | } else { |
1311 | if (c->cpuid_level >= 0) | |
1312 | vendor = c->x86_vendor_id; | |
1313 | } | |
1da177e4 | 1314 | |
bd32a8cf | 1315 | if (vendor && !strstr(c->x86_model_id, vendor)) |
1b74dde7 | 1316 | pr_cont("%s ", vendor); |
1da177e4 | 1317 | |
9d31d35b | 1318 | if (c->x86_model_id[0]) |
1b74dde7 | 1319 | pr_cont("%s", c->x86_model_id); |
1da177e4 | 1320 | else |
1b74dde7 | 1321 | pr_cont("%d86", c->x86); |
1da177e4 | 1322 | |
1b74dde7 | 1323 | pr_cont(" (family: 0x%x, model: 0x%x", c->x86, c->x86_model); |
924e101a | 1324 | |
34048c9e | 1325 | if (c->x86_mask || c->cpuid_level >= 0) |
1b74dde7 | 1326 | pr_cont(", stepping: 0x%x)\n", c->x86_mask); |
1da177e4 | 1327 | else |
1b74dde7 | 1328 | pr_cont(")\n"); |
1da177e4 LT |
1329 | } |
1330 | ||
ac72e788 AK |
1331 | static __init int setup_disablecpuid(char *arg) |
1332 | { | |
1333 | int bit; | |
0f3fa48a | 1334 | |
dd853fd2 | 1335 | if (get_option(&arg, &bit) && bit >= 0 && bit < NCAPINTS * 32) |
ac72e788 AK |
1336 | setup_clear_cpu_cap(bit); |
1337 | else | |
1338 | return 0; | |
0f3fa48a | 1339 | |
ac72e788 AK |
1340 | return 1; |
1341 | } | |
1342 | __setup("clearcpuid=", setup_disablecpuid); | |
1343 | ||
d5494d4f | 1344 | #ifdef CONFIG_X86_64 |
404f6aac KC |
1345 | struct desc_ptr idt_descr __ro_after_init = { |
1346 | .size = NR_VECTORS * 16 - 1, | |
1347 | .address = (unsigned long) idt_table, | |
1348 | }; | |
1349 | const struct desc_ptr debug_idt_descr = { | |
1350 | .size = NR_VECTORS * 16 - 1, | |
1351 | .address = (unsigned long) debug_idt_table, | |
1352 | }; | |
d5494d4f | 1353 | |
947e76cd | 1354 | DEFINE_PER_CPU_FIRST(union irq_stack_union, |
277d5b40 | 1355 | irq_stack_union) __aligned(PAGE_SIZE) __visible; |
0f3fa48a | 1356 | |
bdf977b3 | 1357 | /* |
a7fcf28d AL |
1358 | * The following percpu variables are hot. Align current_task to |
1359 | * cacheline size such that they fall in the same cacheline. | |
bdf977b3 TH |
1360 | */ |
1361 | DEFINE_PER_CPU(struct task_struct *, current_task) ____cacheline_aligned = | |
1362 | &init_task; | |
1363 | EXPORT_PER_CPU_SYMBOL(current_task); | |
d5494d4f | 1364 | |
bdf977b3 | 1365 | DEFINE_PER_CPU(char *, irq_stack_ptr) = |
4950d6d4 | 1366 | init_per_cpu_var(irq_stack_union.irq_stack) + IRQ_STACK_SIZE; |
bdf977b3 | 1367 | |
277d5b40 | 1368 | DEFINE_PER_CPU(unsigned int, irq_count) __visible = -1; |
d5494d4f | 1369 | |
c2daa3be PZ |
1370 | DEFINE_PER_CPU(int, __preempt_count) = INIT_PREEMPT_COUNT; |
1371 | EXPORT_PER_CPU_SYMBOL(__preempt_count); | |
1372 | ||
0f3fa48a IM |
1373 | /* |
1374 | * Special IST stacks which the CPU switches to when it calls | |
1375 | * an IST-marked descriptor entry. Up to 7 stacks (hardware | |
1376 | * limit), all of them are 4K, except the debug stack which | |
1377 | * is 8K. | |
1378 | */ | |
1379 | static const unsigned int exception_stack_sizes[N_EXCEPTION_STACKS] = { | |
1380 | [0 ... N_EXCEPTION_STACKS - 1] = EXCEPTION_STKSZ, | |
1381 | [DEBUG_STACK - 1] = DEBUG_STKSZ | |
1382 | }; | |
1383 | ||
92d65b23 | 1384 | static DEFINE_PER_CPU_PAGE_ALIGNED(char, exception_stacks |
3e352aa8 | 1385 | [(N_EXCEPTION_STACKS - 1) * EXCEPTION_STKSZ + DEBUG_STKSZ]); |
d5494d4f | 1386 | |
d5494d4f YL |
1387 | /* May not be marked __init: used by software suspend */ |
1388 | void syscall_init(void) | |
1da177e4 | 1389 | { |
31ac34ca | 1390 | wrmsr(MSR_STAR, 0, (__USER32_CS << 16) | __KERNEL_CS); |
47edb651 | 1391 | wrmsrl(MSR_LSTAR, (unsigned long)entry_SYSCALL_64); |
d56fe4bf IM |
1392 | |
1393 | #ifdef CONFIG_IA32_EMULATION | |
47edb651 | 1394 | wrmsrl(MSR_CSTAR, (unsigned long)entry_SYSCALL_compat); |
a76c7f46 | 1395 | /* |
487d1edb DV |
1396 | * This only works on Intel CPUs. |
1397 | * On AMD CPUs these MSRs are 32-bit, CPU truncates MSR_IA32_SYSENTER_EIP. | |
1398 | * This does not cause SYSENTER to jump to the wrong location, because | |
1399 | * AMD doesn't allow SYSENTER in long mode (either 32- or 64-bit). | |
a76c7f46 DV |
1400 | */ |
1401 | wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)__KERNEL_CS); | |
1402 | wrmsrl_safe(MSR_IA32_SYSENTER_ESP, 0ULL); | |
4c8cd0c5 | 1403 | wrmsrl_safe(MSR_IA32_SYSENTER_EIP, (u64)entry_SYSENTER_compat); |
d56fe4bf | 1404 | #else |
47edb651 | 1405 | wrmsrl(MSR_CSTAR, (unsigned long)ignore_sysret); |
6b51311c | 1406 | wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)GDT_ENTRY_INVALID_SEG); |
d56fe4bf IM |
1407 | wrmsrl_safe(MSR_IA32_SYSENTER_ESP, 0ULL); |
1408 | wrmsrl_safe(MSR_IA32_SYSENTER_EIP, 0ULL); | |
d5494d4f | 1409 | #endif |
03ae5768 | 1410 | |
d5494d4f YL |
1411 | /* Flags to clear on syscall */ |
1412 | wrmsrl(MSR_SYSCALL_MASK, | |
63bcff2a | 1413 | X86_EFLAGS_TF|X86_EFLAGS_DF|X86_EFLAGS_IF| |
8c7aa698 | 1414 | X86_EFLAGS_IOPL|X86_EFLAGS_AC|X86_EFLAGS_NT); |
1da177e4 | 1415 | } |
62111195 | 1416 | |
d5494d4f YL |
1417 | /* |
1418 | * Copies of the original ist values from the tss are only accessed during | |
1419 | * debugging, no special alignment required. | |
1420 | */ | |
1421 | DEFINE_PER_CPU(struct orig_ist, orig_ist); | |
1422 | ||
228bdaa9 | 1423 | static DEFINE_PER_CPU(unsigned long, debug_stack_addr); |
42181186 | 1424 | DEFINE_PER_CPU(int, debug_stack_usage); |
228bdaa9 SR |
1425 | |
1426 | int is_debug_stack(unsigned long addr) | |
1427 | { | |
89cbc767 CL |
1428 | return __this_cpu_read(debug_stack_usage) || |
1429 | (addr <= __this_cpu_read(debug_stack_addr) && | |
1430 | addr > (__this_cpu_read(debug_stack_addr) - DEBUG_STKSZ)); | |
228bdaa9 | 1431 | } |
0f46efeb | 1432 | NOKPROBE_SYMBOL(is_debug_stack); |
228bdaa9 | 1433 | |
629f4f9d | 1434 | DEFINE_PER_CPU(u32, debug_idt_ctr); |
f8988175 | 1435 | |
228bdaa9 SR |
1436 | void debug_stack_set_zero(void) |
1437 | { | |
629f4f9d SA |
1438 | this_cpu_inc(debug_idt_ctr); |
1439 | load_current_idt(); | |
228bdaa9 | 1440 | } |
0f46efeb | 1441 | NOKPROBE_SYMBOL(debug_stack_set_zero); |
228bdaa9 SR |
1442 | |
1443 | void debug_stack_reset(void) | |
1444 | { | |
629f4f9d | 1445 | if (WARN_ON(!this_cpu_read(debug_idt_ctr))) |
f8988175 | 1446 | return; |
629f4f9d SA |
1447 | if (this_cpu_dec_return(debug_idt_ctr) == 0) |
1448 | load_current_idt(); | |
228bdaa9 | 1449 | } |
0f46efeb | 1450 | NOKPROBE_SYMBOL(debug_stack_reset); |
228bdaa9 | 1451 | |
0f3fa48a | 1452 | #else /* CONFIG_X86_64 */ |
d5494d4f | 1453 | |
bdf977b3 TH |
1454 | DEFINE_PER_CPU(struct task_struct *, current_task) = &init_task; |
1455 | EXPORT_PER_CPU_SYMBOL(current_task); | |
c2daa3be PZ |
1456 | DEFINE_PER_CPU(int, __preempt_count) = INIT_PREEMPT_COUNT; |
1457 | EXPORT_PER_CPU_SYMBOL(__preempt_count); | |
bdf977b3 | 1458 | |
a7fcf28d AL |
1459 | /* |
1460 | * On x86_32, vm86 modifies tss.sp0, so sp0 isn't a reliable way to find | |
1461 | * the top of the kernel stack. Use an extra percpu variable to track the | |
1462 | * top of the kernel stack directly. | |
1463 | */ | |
1464 | DEFINE_PER_CPU(unsigned long, cpu_current_top_of_stack) = | |
1465 | (unsigned long)&init_thread_union + THREAD_SIZE; | |
1466 | EXPORT_PER_CPU_SYMBOL(cpu_current_top_of_stack); | |
1467 | ||
60a5317f | 1468 | #ifdef CONFIG_CC_STACKPROTECTOR |
53f82452 | 1469 | DEFINE_PER_CPU_ALIGNED(struct stack_canary, stack_canary); |
60a5317f | 1470 | #endif |
d5494d4f | 1471 | |
0f3fa48a | 1472 | #endif /* CONFIG_X86_64 */ |
c5413fbe | 1473 | |
9766cdbc JSR |
1474 | /* |
1475 | * Clear all 6 debug registers: | |
1476 | */ | |
1477 | static void clear_all_debug_regs(void) | |
1478 | { | |
1479 | int i; | |
1480 | ||
1481 | for (i = 0; i < 8; i++) { | |
1482 | /* Ignore db4, db5 */ | |
1483 | if ((i == 4) || (i == 5)) | |
1484 | continue; | |
1485 | ||
1486 | set_debugreg(0, i); | |
1487 | } | |
1488 | } | |
c5413fbe | 1489 | |
0bb9fef9 JW |
1490 | #ifdef CONFIG_KGDB |
1491 | /* | |
1492 | * Restore debug regs if using kgdbwait and you have a kernel debugger | |
1493 | * connection established. | |
1494 | */ | |
1495 | static void dbg_restore_debug_regs(void) | |
1496 | { | |
1497 | if (unlikely(kgdb_connected && arch_kgdb_ops.correct_hw_break)) | |
1498 | arch_kgdb_ops.correct_hw_break(); | |
1499 | } | |
1500 | #else /* ! CONFIG_KGDB */ | |
1501 | #define dbg_restore_debug_regs() | |
1502 | #endif /* ! CONFIG_KGDB */ | |
1503 | ||
ce4b1b16 IM |
1504 | static void wait_for_master_cpu(int cpu) |
1505 | { | |
1506 | #ifdef CONFIG_SMP | |
1507 | /* | |
1508 | * wait for ACK from master CPU before continuing | |
1509 | * with AP initialization | |
1510 | */ | |
1511 | WARN_ON(cpumask_test_and_set_cpu(cpu, cpu_initialized_mask)); | |
1512 | while (!cpumask_test_cpu(cpu, cpu_callout_mask)) | |
1513 | cpu_relax(); | |
1514 | #endif | |
1515 | } | |
1516 | ||
d2cbcc49 RR |
1517 | /* |
1518 | * cpu_init() initializes state that is per-CPU. Some data is already | |
1519 | * initialized (naturally) in the bootstrap process, such as the GDT | |
1520 | * and IDT. We reload them nevertheless, this function acts as a | |
1521 | * 'CPU state barrier', nothing should get across. | |
1ba76586 | 1522 | * A lot of state is already set up in PDA init for 64 bit |
d2cbcc49 | 1523 | */ |
1ba76586 | 1524 | #ifdef CONFIG_X86_64 |
0f3fa48a | 1525 | |
148f9bb8 | 1526 | void cpu_init(void) |
1ba76586 | 1527 | { |
0fe1e009 | 1528 | struct orig_ist *oist; |
1ba76586 | 1529 | struct task_struct *me; |
0f3fa48a IM |
1530 | struct tss_struct *t; |
1531 | unsigned long v; | |
fb59831b | 1532 | int cpu = raw_smp_processor_id(); |
1ba76586 YL |
1533 | int i; |
1534 | ||
ce4b1b16 IM |
1535 | wait_for_master_cpu(cpu); |
1536 | ||
1e02ce4c AL |
1537 | /* |
1538 | * Initialize the CR4 shadow before doing anything that could | |
1539 | * try to read it. | |
1540 | */ | |
1541 | cr4_init_shadow(); | |
1542 | ||
777284b6 BP |
1543 | if (cpu) |
1544 | load_ucode_ap(); | |
e6ebf5de | 1545 | |
24933b82 | 1546 | t = &per_cpu(cpu_tss, cpu); |
0fe1e009 | 1547 | oist = &per_cpu(orig_ist, cpu); |
0f3fa48a | 1548 | |
e7a22c1e | 1549 | #ifdef CONFIG_NUMA |
27fd185f | 1550 | if (this_cpu_read(numa_node) == 0 && |
e534c7c5 LS |
1551 | early_cpu_to_node(cpu) != NUMA_NO_NODE) |
1552 | set_numa_node(early_cpu_to_node(cpu)); | |
e7a22c1e | 1553 | #endif |
1ba76586 YL |
1554 | |
1555 | me = current; | |
1556 | ||
2eaad1fd | 1557 | pr_debug("Initializing CPU#%d\n", cpu); |
1ba76586 | 1558 | |
375074cc | 1559 | cr4_clear_bits(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE); |
1ba76586 YL |
1560 | |
1561 | /* | |
1562 | * Initialize the per-CPU GDT with the boot GDT, | |
1563 | * and set up the GDT descriptor: | |
1564 | */ | |
1565 | ||
552be871 | 1566 | switch_to_new_gdt(cpu); |
2697fbd5 BG |
1567 | loadsegment(fs, 0); |
1568 | ||
cf910e83 | 1569 | load_current_idt(); |
1ba76586 YL |
1570 | |
1571 | memset(me->thread.tls_array, 0, GDT_ENTRY_TLS_ENTRIES * 8); | |
1572 | syscall_init(); | |
1573 | ||
1574 | wrmsrl(MSR_FS_BASE, 0); | |
1575 | wrmsrl(MSR_KERNEL_GS_BASE, 0); | |
1576 | barrier(); | |
1577 | ||
4763ed4d | 1578 | x86_configure_nx(); |
659006bf | 1579 | x2apic_setup(); |
1ba76586 YL |
1580 | |
1581 | /* | |
1582 | * set up and load the per-CPU TSS | |
1583 | */ | |
0fe1e009 | 1584 | if (!oist->ist[0]) { |
92d65b23 | 1585 | char *estacks = per_cpu(exception_stacks, cpu); |
0f3fa48a | 1586 | |
1ba76586 | 1587 | for (v = 0; v < N_EXCEPTION_STACKS; v++) { |
0f3fa48a | 1588 | estacks += exception_stack_sizes[v]; |
0fe1e009 | 1589 | oist->ist[v] = t->x86_tss.ist[v] = |
1ba76586 | 1590 | (unsigned long)estacks; |
228bdaa9 SR |
1591 | if (v == DEBUG_STACK-1) |
1592 | per_cpu(debug_stack_addr, cpu) = (unsigned long)estacks; | |
1ba76586 YL |
1593 | } |
1594 | } | |
1595 | ||
1596 | t->x86_tss.io_bitmap_base = offsetof(struct tss_struct, io_bitmap); | |
0f3fa48a | 1597 | |
1ba76586 YL |
1598 | /* |
1599 | * <= is required because the CPU will access up to | |
1600 | * 8 bits beyond the end of the IO permission bitmap. | |
1601 | */ | |
1602 | for (i = 0; i <= IO_BITMAP_LONGS; i++) | |
1603 | t->io_bitmap[i] = ~0UL; | |
1604 | ||
f1f10076 | 1605 | mmgrab(&init_mm); |
1ba76586 | 1606 | me->active_mm = &init_mm; |
8c5dfd25 | 1607 | BUG_ON(me->mm); |
1ba76586 YL |
1608 | enter_lazy_tlb(&init_mm, me); |
1609 | ||
1610 | load_sp0(t, ¤t->thread); | |
1611 | set_tss_desc(cpu, t); | |
1612 | load_TR_desc(); | |
37868fe1 | 1613 | load_mm_ldt(&init_mm); |
1ba76586 | 1614 | |
0bb9fef9 JW |
1615 | clear_all_debug_regs(); |
1616 | dbg_restore_debug_regs(); | |
1ba76586 | 1617 | |
21c4cd10 | 1618 | fpu__init_cpu(); |
1ba76586 | 1619 | |
1ba76586 YL |
1620 | if (is_uv_system()) |
1621 | uv_cpu_init(); | |
69218e47 TG |
1622 | |
1623 | setup_fixmap_gdt(cpu); | |
1624 | load_fixmap_gdt(cpu); | |
1ba76586 YL |
1625 | } |
1626 | ||
1627 | #else | |
1628 | ||
148f9bb8 | 1629 | void cpu_init(void) |
9ee79a3d | 1630 | { |
d2cbcc49 RR |
1631 | int cpu = smp_processor_id(); |
1632 | struct task_struct *curr = current; | |
24933b82 | 1633 | struct tss_struct *t = &per_cpu(cpu_tss, cpu); |
9ee79a3d | 1634 | struct thread_struct *thread = &curr->thread; |
62111195 | 1635 | |
ce4b1b16 | 1636 | wait_for_master_cpu(cpu); |
e6ebf5de | 1637 | |
5b2bdbc8 SR |
1638 | /* |
1639 | * Initialize the CR4 shadow before doing anything that could | |
1640 | * try to read it. | |
1641 | */ | |
1642 | cr4_init_shadow(); | |
1643 | ||
ce4b1b16 | 1644 | show_ucode_info_early(); |
62111195 | 1645 | |
1b74dde7 | 1646 | pr_info("Initializing CPU#%d\n", cpu); |
62111195 | 1647 | |
362f924b | 1648 | if (cpu_feature_enabled(X86_FEATURE_VME) || |
59e21e3d | 1649 | boot_cpu_has(X86_FEATURE_TSC) || |
362f924b | 1650 | boot_cpu_has(X86_FEATURE_DE)) |
375074cc | 1651 | cr4_clear_bits(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE); |
62111195 | 1652 | |
cf910e83 | 1653 | load_current_idt(); |
552be871 | 1654 | switch_to_new_gdt(cpu); |
1da177e4 | 1655 | |
1da177e4 LT |
1656 | /* |
1657 | * Set up and load the per-CPU TSS and LDT | |
1658 | */ | |
f1f10076 | 1659 | mmgrab(&init_mm); |
62111195 | 1660 | curr->active_mm = &init_mm; |
8c5dfd25 | 1661 | BUG_ON(curr->mm); |
62111195 | 1662 | enter_lazy_tlb(&init_mm, curr); |
1da177e4 | 1663 | |
faca6227 | 1664 | load_sp0(t, thread); |
34048c9e | 1665 | set_tss_desc(cpu, t); |
1da177e4 | 1666 | load_TR_desc(); |
37868fe1 | 1667 | load_mm_ldt(&init_mm); |
1da177e4 | 1668 | |
f9a196b8 TG |
1669 | t->x86_tss.io_bitmap_base = offsetof(struct tss_struct, io_bitmap); |
1670 | ||
22c4e308 | 1671 | #ifdef CONFIG_DOUBLEFAULT |
1da177e4 LT |
1672 | /* Set up doublefault TSS pointer in the GDT */ |
1673 | __set_tss_desc(cpu, GDT_ENTRY_DOUBLEFAULT_TSS, &doublefault_tss); | |
22c4e308 | 1674 | #endif |
1da177e4 | 1675 | |
9766cdbc | 1676 | clear_all_debug_regs(); |
0bb9fef9 | 1677 | dbg_restore_debug_regs(); |
1da177e4 | 1678 | |
21c4cd10 | 1679 | fpu__init_cpu(); |
69218e47 TG |
1680 | |
1681 | setup_fixmap_gdt(cpu); | |
1682 | load_fixmap_gdt(cpu); | |
1da177e4 | 1683 | } |
1ba76586 | 1684 | #endif |
5700f743 | 1685 | |
b51ef52d LA |
1686 | static void bsp_resume(void) |
1687 | { | |
1688 | if (this_cpu->c_bsp_resume) | |
1689 | this_cpu->c_bsp_resume(&boot_cpu_data); | |
1690 | } | |
1691 | ||
1692 | static struct syscore_ops cpu_syscore_ops = { | |
1693 | .resume = bsp_resume, | |
1694 | }; | |
1695 | ||
1696 | static int __init init_cpu_syscore(void) | |
1697 | { | |
1698 | register_syscore_ops(&cpu_syscore_ops); | |
1699 | return 0; | |
1700 | } | |
1701 | core_initcall(init_cpu_syscore); |