]> git.proxmox.com Git - qemu.git/blame - arch_init.c
block: Drop medium lock tracking, ask device models instead
[qemu.git] / arch_init.c
CommitLineData
ad96090a
BS
1/*
2 * QEMU System Emulator
3 *
4 * Copyright (c) 2003-2008 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24#include <stdint.h>
25#include <stdarg.h>
b2e0a138 26#include <stdlib.h>
ad96090a 27#ifndef _WIN32
1c47cb16 28#include <sys/types.h>
ad96090a
BS
29#include <sys/mman.h>
30#endif
31#include "config.h"
32#include "monitor.h"
33#include "sysemu.h"
34#include "arch_init.h"
35#include "audio/audio.h"
36#include "hw/pc.h"
37#include "hw/pci.h"
38#include "hw/audiodev.h"
39#include "kvm.h"
40#include "migration.h"
41#include "net.h"
42#include "gdbstub.h"
43#include "hw/smbios.h"
44
45#ifdef TARGET_SPARC
46int graphic_width = 1024;
47int graphic_height = 768;
48int graphic_depth = 8;
49#else
50int graphic_width = 800;
51int graphic_height = 600;
52int graphic_depth = 15;
53#endif
54
55const char arch_config_name[] = CONFIG_QEMU_CONFDIR "/target-" TARGET_ARCH ".conf";
56
57#if defined(TARGET_ALPHA)
58#define QEMU_ARCH QEMU_ARCH_ALPHA
59#elif defined(TARGET_ARM)
60#define QEMU_ARCH QEMU_ARCH_ARM
61#elif defined(TARGET_CRIS)
62#define QEMU_ARCH QEMU_ARCH_CRIS
63#elif defined(TARGET_I386)
64#define QEMU_ARCH QEMU_ARCH_I386
65#elif defined(TARGET_M68K)
66#define QEMU_ARCH QEMU_ARCH_M68K
81ea0e13
MW
67#elif defined(TARGET_LM32)
68#define QEMU_ARCH QEMU_ARCH_LM32
ad96090a
BS
69#elif defined(TARGET_MICROBLAZE)
70#define QEMU_ARCH QEMU_ARCH_MICROBLAZE
71#elif defined(TARGET_MIPS)
72#define QEMU_ARCH QEMU_ARCH_MIPS
73#elif defined(TARGET_PPC)
74#define QEMU_ARCH QEMU_ARCH_PPC
75#elif defined(TARGET_S390X)
76#define QEMU_ARCH QEMU_ARCH_S390X
77#elif defined(TARGET_SH4)
78#define QEMU_ARCH QEMU_ARCH_SH4
79#elif defined(TARGET_SPARC)
80#define QEMU_ARCH QEMU_ARCH_SPARC
2328826b
MF
81#elif defined(TARGET_XTENSA)
82#define QEMU_ARCH QEMU_ARCH_XTENSA
ad96090a
BS
83#endif
84
85const uint32_t arch_type = QEMU_ARCH;
86
87/***********************************************************/
88/* ram save/restore */
89
d20878d2
YT
90#define RAM_SAVE_FLAG_FULL 0x01 /* Obsolete, not used anymore */
91#define RAM_SAVE_FLAG_COMPRESS 0x02
92#define RAM_SAVE_FLAG_MEM_SIZE 0x04
93#define RAM_SAVE_FLAG_PAGE 0x08
94#define RAM_SAVE_FLAG_EOS 0x10
95#define RAM_SAVE_FLAG_CONTINUE 0x20
ad96090a
BS
96
97static int is_dup_page(uint8_t *page, uint8_t ch)
98{
99 uint32_t val = ch << 24 | ch << 16 | ch << 8 | ch;
100 uint32_t *array = (uint32_t *)page;
101 int i;
102
103 for (i = 0; i < (TARGET_PAGE_SIZE / 4); i++) {
104 if (array[i] != val) {
105 return 0;
106 }
107 }
108
109 return 1;
110}
111
760e77ea
AW
112static RAMBlock *last_block;
113static ram_addr_t last_offset;
114
ad96090a
BS
115static int ram_save_block(QEMUFile *f)
116{
e44359c3
AW
117 RAMBlock *block = last_block;
118 ram_addr_t offset = last_offset;
119 ram_addr_t current_addr;
3fc250b4 120 int bytes_sent = 0;
ad96090a 121
e44359c3
AW
122 if (!block)
123 block = QLIST_FIRST(&ram_list.blocks);
124
125 current_addr = block->offset + offset;
126
127 do {
ad96090a
BS
128 if (cpu_physical_memory_get_dirty(current_addr, MIGRATION_DIRTY_FLAG)) {
129 uint8_t *p;
a55bbe31 130 int cont = (block == last_block) ? RAM_SAVE_FLAG_CONTINUE : 0;
ad96090a
BS
131
132 cpu_physical_memory_reset_dirty(current_addr,
133 current_addr + TARGET_PAGE_SIZE,
134 MIGRATION_DIRTY_FLAG);
135
97ab12d4 136 p = block->host + offset;
ad96090a
BS
137
138 if (is_dup_page(p, *p)) {
a55bbe31
AW
139 qemu_put_be64(f, offset | cont | RAM_SAVE_FLAG_COMPRESS);
140 if (!cont) {
141 qemu_put_byte(f, strlen(block->idstr));
142 qemu_put_buffer(f, (uint8_t *)block->idstr,
143 strlen(block->idstr));
144 }
ad96090a 145 qemu_put_byte(f, *p);
3fc250b4 146 bytes_sent = 1;
ad96090a 147 } else {
a55bbe31
AW
148 qemu_put_be64(f, offset | cont | RAM_SAVE_FLAG_PAGE);
149 if (!cont) {
150 qemu_put_byte(f, strlen(block->idstr));
151 qemu_put_buffer(f, (uint8_t *)block->idstr,
152 strlen(block->idstr));
153 }
ad96090a 154 qemu_put_buffer(f, p, TARGET_PAGE_SIZE);
3fc250b4 155 bytes_sent = TARGET_PAGE_SIZE;
ad96090a
BS
156 }
157
ad96090a
BS
158 break;
159 }
e44359c3
AW
160
161 offset += TARGET_PAGE_SIZE;
162 if (offset >= block->length) {
163 offset = 0;
164 block = QLIST_NEXT(block, next);
165 if (!block)
166 block = QLIST_FIRST(&ram_list.blocks);
167 }
168
169 current_addr = block->offset + offset;
170
171 } while (current_addr != last_block->offset + last_offset);
172
173 last_block = block;
174 last_offset = offset;
ad96090a 175
3fc250b4 176 return bytes_sent;
ad96090a
BS
177}
178
179static uint64_t bytes_transferred;
180
181static ram_addr_t ram_save_remaining(void)
182{
e44359c3 183 RAMBlock *block;
ad96090a
BS
184 ram_addr_t count = 0;
185
e44359c3
AW
186 QLIST_FOREACH(block, &ram_list.blocks, next) {
187 ram_addr_t addr;
188 for (addr = block->offset; addr < block->offset + block->length;
189 addr += TARGET_PAGE_SIZE) {
190 if (cpu_physical_memory_get_dirty(addr, MIGRATION_DIRTY_FLAG)) {
191 count++;
192 }
ad96090a
BS
193 }
194 }
195
196 return count;
197}
198
199uint64_t ram_bytes_remaining(void)
200{
201 return ram_save_remaining() * TARGET_PAGE_SIZE;
202}
203
204uint64_t ram_bytes_transferred(void)
205{
206 return bytes_transferred;
207}
208
209uint64_t ram_bytes_total(void)
210{
d17b5288
AW
211 RAMBlock *block;
212 uint64_t total = 0;
213
214 QLIST_FOREACH(block, &ram_list.blocks, next)
215 total += block->length;
216
217 return total;
ad96090a
BS
218}
219
b2e0a138
MT
220static int block_compar(const void *a, const void *b)
221{
222 RAMBlock * const *ablock = a;
223 RAMBlock * const *bblock = b;
224 if ((*ablock)->offset < (*bblock)->offset) {
225 return -1;
226 } else if ((*ablock)->offset > (*bblock)->offset) {
227 return 1;
228 }
229 return 0;
230}
231
232static void sort_ram_list(void)
233{
234 RAMBlock *block, *nblock, **blocks;
235 int n;
236 n = 0;
237 QLIST_FOREACH(block, &ram_list.blocks, next) {
238 ++n;
239 }
7267c094 240 blocks = g_malloc(n * sizeof *blocks);
b2e0a138
MT
241 n = 0;
242 QLIST_FOREACH_SAFE(block, &ram_list.blocks, next, nblock) {
243 blocks[n++] = block;
244 QLIST_REMOVE(block, next);
245 }
246 qsort(blocks, n, sizeof *blocks, block_compar);
247 while (--n >= 0) {
248 QLIST_INSERT_HEAD(&ram_list.blocks, blocks[n], next);
249 }
7267c094 250 g_free(blocks);
b2e0a138
MT
251}
252
ad96090a
BS
253int ram_save_live(Monitor *mon, QEMUFile *f, int stage, void *opaque)
254{
255 ram_addr_t addr;
256 uint64_t bytes_transferred_last;
257 double bwidth = 0;
258 uint64_t expected_time = 0;
259
260 if (stage < 0) {
261 cpu_physical_memory_set_dirty_tracking(0);
262 return 0;
263 }
264
265 if (cpu_physical_sync_dirty_bitmap(0, TARGET_PHYS_ADDR_MAX) != 0) {
266 qemu_file_set_error(f);
267 return 0;
268 }
269
270 if (stage == 1) {
97ab12d4 271 RAMBlock *block;
ad96090a 272 bytes_transferred = 0;
760e77ea
AW
273 last_block = NULL;
274 last_offset = 0;
b2e0a138 275 sort_ram_list();
ad96090a
BS
276
277 /* Make sure all dirty bits are set */
e44359c3
AW
278 QLIST_FOREACH(block, &ram_list.blocks, next) {
279 for (addr = block->offset; addr < block->offset + block->length;
280 addr += TARGET_PAGE_SIZE) {
281 if (!cpu_physical_memory_get_dirty(addr,
282 MIGRATION_DIRTY_FLAG)) {
283 cpu_physical_memory_set_dirty(addr);
284 }
ad96090a
BS
285 }
286 }
287
288 /* Enable dirty memory tracking */
289 cpu_physical_memory_set_dirty_tracking(1);
290
e44359c3 291 qemu_put_be64(f, ram_bytes_total() | RAM_SAVE_FLAG_MEM_SIZE);
97ab12d4
AW
292
293 QLIST_FOREACH(block, &ram_list.blocks, next) {
294 qemu_put_byte(f, strlen(block->idstr));
295 qemu_put_buffer(f, (uint8_t *)block->idstr, strlen(block->idstr));
296 qemu_put_be64(f, block->length);
297 }
ad96090a
BS
298 }
299
300 bytes_transferred_last = bytes_transferred;
301 bwidth = qemu_get_clock_ns(rt_clock);
302
303 while (!qemu_file_rate_limit(f)) {
3fc250b4 304 int bytes_sent;
ad96090a 305
3fc250b4
PR
306 bytes_sent = ram_save_block(f);
307 bytes_transferred += bytes_sent;
308 if (bytes_sent == 0) { /* no more blocks */
ad96090a
BS
309 break;
310 }
311 }
312
313 bwidth = qemu_get_clock_ns(rt_clock) - bwidth;
314 bwidth = (bytes_transferred - bytes_transferred_last) / bwidth;
315
316 /* if we haven't transferred anything this round, force expected_time to a
317 * a very high value, but without crashing */
318 if (bwidth == 0) {
319 bwidth = 0.000001;
320 }
321
322 /* try transferring iterative blocks of memory */
323 if (stage == 3) {
3fc250b4
PR
324 int bytes_sent;
325
ad96090a 326 /* flush all remaining blocks regardless of rate limiting */
3fc250b4
PR
327 while ((bytes_sent = ram_save_block(f)) != 0) {
328 bytes_transferred += bytes_sent;
ad96090a
BS
329 }
330 cpu_physical_memory_set_dirty_tracking(0);
331 }
332
333 qemu_put_be64(f, RAM_SAVE_FLAG_EOS);
334
335 expected_time = ram_save_remaining() * TARGET_PAGE_SIZE / bwidth;
336
337 return (stage == 2) && (expected_time <= migrate_max_downtime());
338}
339
a55bbe31
AW
340static inline void *host_from_stream_offset(QEMUFile *f,
341 ram_addr_t offset,
342 int flags)
343{
344 static RAMBlock *block = NULL;
345 char id[256];
346 uint8_t len;
347
348 if (flags & RAM_SAVE_FLAG_CONTINUE) {
349 if (!block) {
350 fprintf(stderr, "Ack, bad migration stream!\n");
351 return NULL;
352 }
353
354 return block->host + offset;
355 }
356
357 len = qemu_get_byte(f);
358 qemu_get_buffer(f, (uint8_t *)id, len);
359 id[len] = 0;
360
361 QLIST_FOREACH(block, &ram_list.blocks, next) {
362 if (!strncmp(id, block->idstr, sizeof(id)))
363 return block->host + offset;
364 }
365
366 fprintf(stderr, "Can't find block %s!\n", id);
367 return NULL;
368}
369
ad96090a
BS
370int ram_load(QEMUFile *f, void *opaque, int version_id)
371{
372 ram_addr_t addr;
373 int flags;
374
97ab12d4 375 if (version_id < 3 || version_id > 4) {
ad96090a
BS
376 return -EINVAL;
377 }
378
379 do {
380 addr = qemu_get_be64(f);
381
382 flags = addr & ~TARGET_PAGE_MASK;
383 addr &= TARGET_PAGE_MASK;
384
385 if (flags & RAM_SAVE_FLAG_MEM_SIZE) {
97ab12d4
AW
386 if (version_id == 3) {
387 if (addr != ram_bytes_total()) {
388 return -EINVAL;
389 }
390 } else {
391 /* Synchronize RAM block list */
392 char id[256];
393 ram_addr_t length;
394 ram_addr_t total_ram_bytes = addr;
395
396 while (total_ram_bytes) {
397 RAMBlock *block;
398 uint8_t len;
399
400 len = qemu_get_byte(f);
401 qemu_get_buffer(f, (uint8_t *)id, len);
402 id[len] = 0;
403 length = qemu_get_be64(f);
404
405 QLIST_FOREACH(block, &ram_list.blocks, next) {
406 if (!strncmp(id, block->idstr, sizeof(id))) {
407 if (block->length != length)
408 return -EINVAL;
409 break;
410 }
411 }
412
413 if (!block) {
fb787f81
AW
414 fprintf(stderr, "Unknown ramblock \"%s\", cannot "
415 "accept migration\n", id);
416 return -EINVAL;
97ab12d4
AW
417 }
418
419 total_ram_bytes -= length;
420 }
ad96090a
BS
421 }
422 }
423
424 if (flags & RAM_SAVE_FLAG_COMPRESS) {
97ab12d4
AW
425 void *host;
426 uint8_t ch;
427
a55bbe31 428 if (version_id == 3)
97ab12d4 429 host = qemu_get_ram_ptr(addr);
a55bbe31
AW
430 else
431 host = host_from_stream_offset(f, addr, flags);
492fb99c
MT
432 if (!host) {
433 return -EINVAL;
434 }
97ab12d4 435
97ab12d4
AW
436 ch = qemu_get_byte(f);
437 memset(host, ch, TARGET_PAGE_SIZE);
ad96090a
BS
438#ifndef _WIN32
439 if (ch == 0 &&
440 (!kvm_enabled() || kvm_has_sync_mmu())) {
e78815a5 441 qemu_madvise(host, TARGET_PAGE_SIZE, QEMU_MADV_DONTNEED);
ad96090a
BS
442 }
443#endif
444 } else if (flags & RAM_SAVE_FLAG_PAGE) {
97ab12d4
AW
445 void *host;
446
a55bbe31 447 if (version_id == 3)
97ab12d4 448 host = qemu_get_ram_ptr(addr);
a55bbe31
AW
449 else
450 host = host_from_stream_offset(f, addr, flags);
97ab12d4 451
97ab12d4 452 qemu_get_buffer(f, host, TARGET_PAGE_SIZE);
ad96090a
BS
453 }
454 if (qemu_file_has_error(f)) {
455 return -EIO;
456 }
457 } while (!(flags & RAM_SAVE_FLAG_EOS));
458
459 return 0;
460}
461
462void qemu_service_io(void)
463{
464 qemu_notify_event();
465}
466
467#ifdef HAS_AUDIO
0dfa5ef9
IY
468struct soundhw {
469 const char *name;
470 const char *descr;
471 int enabled;
472 int isa;
473 union {
474 int (*init_isa) (qemu_irq *pic);
475 int (*init_pci) (PCIBus *bus);
476 } init;
477};
478
479static struct soundhw soundhw[] = {
ad96090a
BS
480#ifdef HAS_AUDIO_CHOICE
481#if defined(TARGET_I386) || defined(TARGET_MIPS)
482 {
483 "pcspk",
484 "PC speaker",
485 0,
486 1,
487 { .init_isa = pcspk_audio_init }
488 },
489#endif
490
491#ifdef CONFIG_SB16
492 {
493 "sb16",
494 "Creative Sound Blaster 16",
495 0,
496 1,
497 { .init_isa = SB16_init }
498 },
499#endif
500
501#ifdef CONFIG_CS4231A
502 {
503 "cs4231a",
504 "CS4231A",
505 0,
506 1,
507 { .init_isa = cs4231a_init }
508 },
509#endif
510
511#ifdef CONFIG_ADLIB
512 {
513 "adlib",
514#ifdef HAS_YMF262
515 "Yamaha YMF262 (OPL3)",
516#else
517 "Yamaha YM3812 (OPL2)",
518#endif
519 0,
520 1,
521 { .init_isa = Adlib_init }
522 },
523#endif
524
525#ifdef CONFIG_GUS
526 {
527 "gus",
528 "Gravis Ultrasound GF1",
529 0,
530 1,
531 { .init_isa = GUS_init }
532 },
533#endif
534
535#ifdef CONFIG_AC97
536 {
537 "ac97",
538 "Intel 82801AA AC97 Audio",
539 0,
540 0,
541 { .init_pci = ac97_init }
542 },
543#endif
544
545#ifdef CONFIG_ES1370
546 {
547 "es1370",
548 "ENSONIQ AudioPCI ES1370",
549 0,
550 0,
551 { .init_pci = es1370_init }
552 },
553#endif
554
d61a4ce8
GH
555#ifdef CONFIG_HDA
556 {
557 "hda",
558 "Intel HD Audio",
559 0,
560 0,
561 { .init_pci = intel_hda_and_codec_init }
562 },
563#endif
564
ad96090a
BS
565#endif /* HAS_AUDIO_CHOICE */
566
567 { NULL, NULL, 0, 0, { NULL } }
568};
569
570void select_soundhw(const char *optarg)
571{
572 struct soundhw *c;
573
574 if (*optarg == '?') {
575 show_valid_cards:
576
577 printf("Valid sound card names (comma separated):\n");
578 for (c = soundhw; c->name; ++c) {
579 printf ("%-11s %s\n", c->name, c->descr);
580 }
581 printf("\n-soundhw all will enable all of the above\n");
582 exit(*optarg != '?');
583 }
584 else {
585 size_t l;
586 const char *p;
587 char *e;
588 int bad_card = 0;
589
590 if (!strcmp(optarg, "all")) {
591 for (c = soundhw; c->name; ++c) {
592 c->enabled = 1;
593 }
594 return;
595 }
596
597 p = optarg;
598 while (*p) {
599 e = strchr(p, ',');
600 l = !e ? strlen(p) : (size_t) (e - p);
601
602 for (c = soundhw; c->name; ++c) {
603 if (!strncmp(c->name, p, l) && !c->name[l]) {
604 c->enabled = 1;
605 break;
606 }
607 }
608
609 if (!c->name) {
610 if (l > 80) {
611 fprintf(stderr,
612 "Unknown sound card name (too big to show)\n");
613 }
614 else {
615 fprintf(stderr, "Unknown sound card name `%.*s'\n",
616 (int) l, p);
617 }
618 bad_card = 1;
619 }
620 p += l + (e != NULL);
621 }
622
623 if (bad_card) {
624 goto show_valid_cards;
625 }
626 }
627}
0dfa5ef9
IY
628
629void audio_init(qemu_irq *isa_pic, PCIBus *pci_bus)
630{
631 struct soundhw *c;
632
633 for (c = soundhw; c->name; ++c) {
634 if (c->enabled) {
635 if (c->isa) {
636 if (isa_pic) {
637 c->init.init_isa(isa_pic);
638 }
639 } else {
640 if (pci_bus) {
641 c->init.init_pci(pci_bus);
642 }
643 }
644 }
645 }
646}
ad96090a
BS
647#else
648void select_soundhw(const char *optarg)
649{
650}
0dfa5ef9
IY
651void audio_init(qemu_irq *isa_pic, PCIBus *pci_bus)
652{
653}
ad96090a
BS
654#endif
655
656int qemu_uuid_parse(const char *str, uint8_t *uuid)
657{
658 int ret;
659
660 if (strlen(str) != 36) {
661 return -1;
662 }
663
664 ret = sscanf(str, UUID_FMT, &uuid[0], &uuid[1], &uuid[2], &uuid[3],
665 &uuid[4], &uuid[5], &uuid[6], &uuid[7], &uuid[8], &uuid[9],
666 &uuid[10], &uuid[11], &uuid[12], &uuid[13], &uuid[14],
667 &uuid[15]);
668
669 if (ret != 16) {
670 return -1;
671 }
672#ifdef TARGET_I386
673 smbios_add_field(1, offsetof(struct smbios_type_1, uuid), 16, uuid);
674#endif
675 return 0;
676}
677
678void do_acpitable_option(const char *optarg)
679{
680#ifdef TARGET_I386
681 if (acpi_table_add(optarg) < 0) {
682 fprintf(stderr, "Wrong acpi table provided\n");
683 exit(1);
684 }
685#endif
686}
687
688void do_smbios_option(const char *optarg)
689{
690#ifdef TARGET_I386
691 if (smbios_entry_add(optarg) < 0) {
692 fprintf(stderr, "Wrong smbios provided\n");
693 exit(1);
694 }
695#endif
696}
697
698void cpudef_init(void)
699{
700#if defined(cpudef_setup)
701 cpudef_setup(); /* parse cpu definitions in target config file */
702#endif
703}
704
705int audio_available(void)
706{
707#ifdef HAS_AUDIO
708 return 1;
709#else
710 return 0;
711#endif
712}
713
303d4e86
AP
714int tcg_available(void)
715{
716 return 1;
717}
718
ad96090a
BS
719int kvm_available(void)
720{
721#ifdef CONFIG_KVM
722 return 1;
723#else
724 return 0;
725#endif
726}
727
728int xen_available(void)
729{
730#ifdef CONFIG_XEN
731 return 1;
732#else
733 return 0;
734#endif
735}