]>
Commit | Line | Data |
---|---|---|
1e59de90 TL |
1 | /********************************************************************** |
2 | Copyright(c) 2020 Arm Corporation All rights reserved. | |
3 | ||
4 | Redistribution and use in source and binary forms, with or without | |
5 | modification, are permitted provided that the following conditions | |
6 | are met: | |
7 | * Redistributions of source code must retain the above copyright | |
8 | notice, this list of conditions and the following disclaimer. | |
9 | * Redistributions in binary form must reproduce the above copyright | |
10 | notice, this list of conditions and the following disclaimer in | |
11 | the documentation and/or other materials provided with the | |
12 | distribution. | |
13 | * Neither the name of Arm Corporation nor the names of its | |
14 | contributors may be used to endorse or promote products derived | |
15 | from this software without specific prior written permission. | |
16 | ||
17 | THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
18 | "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
19 | LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
20 | A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
21 | OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
22 | SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
23 | LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
24 | DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
25 | THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
26 | (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
27 | OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
28 | **********************************************************************/ | |
29 | #include <aarch64_multibinary.h> | |
30 | ||
31 | DEFINE_INTERFACE_DISPATCHER(mh_sha1_update) | |
32 | { | |
33 | unsigned long auxval = getauxval(AT_HWCAP); | |
34 | if (auxval & HWCAP_SHA1) | |
35 | return PROVIDER_INFO(mh_sha1_update_ce); | |
36 | ||
37 | if (auxval & HWCAP_ASIMD) | |
38 | return PROVIDER_INFO(mh_sha1_update_asimd); | |
39 | ||
40 | return PROVIDER_BASIC(mh_sha1_update); | |
41 | ||
42 | } | |
43 | ||
44 | DEFINE_INTERFACE_DISPATCHER(mh_sha1_finalize) | |
45 | { | |
46 | unsigned long auxval = getauxval(AT_HWCAP); | |
47 | if (auxval & HWCAP_SHA1) | |
48 | return PROVIDER_INFO(mh_sha1_finalize_ce); | |
49 | ||
50 | if (auxval & HWCAP_ASIMD) | |
51 | return PROVIDER_INFO(mh_sha1_finalize_asimd); | |
52 | ||
53 | return PROVIDER_BASIC(mh_sha1_finalize); | |
54 | ||
55 | } |