[ceph.git] / ceph / src / dpdk / drivers / net / mlx5 / mlx5_prm.h

/*-
 *   BSD LICENSE
 *
 *   Copyright 2016 6WIND S.A.
 *   Copyright 2016 Mellanox.
 *
 *   Redistribution and use in source and binary forms, with or without
 *   modification, are permitted provided that the following conditions
 *   are met:
 *
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in
 *       the documentation and/or other materials provided with the
 *       distribution.
 *     * Neither the name of 6WIND S.A. nor the names of its
 *       contributors may be used to endorse or promote products derived
 *       from this software without specific prior written permission.
 *
 *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef RTE_PMD_MLX5_PRM_H_
#define RTE_PMD_MLX5_PRM_H_

/* Verbs header. */
/* ISO C doesn't support unnamed structs/unions, disabling -pedantic. */
#ifdef PEDANTIC
#pragma GCC diagnostic ignored "-Wpedantic"
#endif
#include <infiniband/mlx5_hw.h>
#ifdef PEDANTIC
#pragma GCC diagnostic error "-Wpedantic"
#endif

#include "mlx5_autoconf.h"

/* Get CQE owner bit. */
#define MLX5_CQE_OWNER(op_own) ((op_own) & MLX5_CQE_OWNER_MASK)

/* Get CQE format. */
#define MLX5_CQE_FORMAT(op_own) (((op_own) & MLX5E_CQE_FORMAT_MASK) >> 2)

/* Get CQE opcode. */
#define MLX5_CQE_OPCODE(op_own) (((op_own) & 0xf0) >> 4)

/* Get CQE solicited event. */
#define MLX5_CQE_SE(op_own) (((op_own) >> 1) & 1)

/* Invalidate a CQE. */
#define MLX5_CQE_INVALIDATE (MLX5_CQE_INVALID << 4)

/* CQE value to inform that VLAN is stripped. */
#define MLX5_CQE_VLAN_STRIPPED 0x1

/* Maximum number of packets a multi-packet WQE can handle. */
#define MLX5_MPW_DSEG_MAX 5

/* WQE DWORD size */
#define MLX5_WQE_DWORD_SIZE 16

/* WQE size */
#define MLX5_WQE_SIZE (4 * MLX5_WQE_DWORD_SIZE)

/* Compute the number of DS. */
#define MLX5_WQE_DS(n) \
	(((n) + MLX5_WQE_DWORD_SIZE - 1) / MLX5_WQE_DWORD_SIZE)

/* Room for inline data in multi-packet WQE. */
#define MLX5_MWQE64_INL_DATA 28

#ifndef HAVE_VERBS_MLX5_OPCODE_TSO
#define MLX5_OPCODE_TSO MLX5_OPCODE_LSO_MPW /* Compat with OFED 3.3. */
#endif

/* IPv4 packet. */
#define MLX5_CQE_RX_IPV4_PACKET (1u << 2)

/* IPv6 packet. */
#define MLX5_CQE_RX_IPV6_PACKET (1u << 3)

/* Outer IPv4 packet. */
#define MLX5_CQE_RX_OUTER_IPV4_PACKET (1u << 7)

/* Outer IPv6 packet. */
#define MLX5_CQE_RX_OUTER_IPV6_PACKET (1u << 8)

/* Tunnel packet bit in the CQE. */
#define MLX5_CQE_RX_TUNNEL_PACKET (1u << 4)

/* Outer IP checksum OK. */
#define MLX5_CQE_RX_OUTER_IP_CSUM_OK (1u << 5)

/* Outer UDP header and checksum OK. */
#define MLX5_CQE_RX_OUTER_TCP_UDP_CSUM_OK (1u << 6)

/* Subset of struct mlx5_wqe_eth_seg. */
struct mlx5_wqe_eth_seg_small {
	uint32_t rsvd0;
	uint8_t	cs_flags;
	uint8_t	rsvd1;
	uint16_t mss;
	uint32_t rsvd2;
	uint16_t inline_hdr_sz;
	uint8_t inline_hdr[2];
};

struct mlx5_wqe_inl_small {
	uint32_t byte_cnt;
	uint8_t raw;
};

/* Small common part of the WQE. */
struct mlx5_wqe {
	uint32_t ctrl[4];
	struct mlx5_wqe_eth_seg_small eseg;
};

/* WQE. */
struct mlx5_wqe64 {
	struct mlx5_wqe hdr;
	uint8_t raw[32];
} __rte_aligned(64);

/* MPW session status. */
enum mlx5_mpw_state {
	MLX5_MPW_STATE_OPENED,
	MLX5_MPW_INL_STATE_OPENED,
	MLX5_MPW_STATE_CLOSED,
};

/* MPW session descriptor. */
struct mlx5_mpw {
	enum mlx5_mpw_state state;
	unsigned int pkts_n;
	unsigned int len;
	unsigned int total_len;
	volatile struct mlx5_wqe *wqe;
	union {
		volatile struct mlx5_wqe_data_seg *dseg[MLX5_MPW_DSEG_MAX];
		volatile uint8_t *raw;
	} data;
};

/* CQ element structure - should be equal to the cache line size */
struct mlx5_cqe {
#if (RTE_CACHE_LINE_SIZE == 128)
	uint8_t padding[64];
#endif
	uint8_t pkt_info;
	uint8_t rsvd0[11];
	uint32_t rx_hash_res;
	uint8_t rx_hash_type;
	uint8_t rsvd1[11];
	uint8_t hds_ip_ext;
	uint8_t l4_hdr_type_etc;
	uint16_t vlan_info;
	uint8_t rsvd2[12];
	uint32_t byte_cnt;
	uint64_t timestamp;
	uint8_t rsvd3[4];
	uint16_t wqe_counter;
	uint8_t rsvd4;
	uint8_t op_own;
};

#endif /* RTE_PMD_MLX5_PRM_H_ */
Commit	Line	Data
7c673cae FG	1	/*-
	2	* BSD LICENSE
	3	*
	4	* Copyright 2016 6WIND S.A.
	5	* Copyright 2016 Mellanox.
	6	*
	7	* Redistribution and use in source and binary forms, with or without
	8	* modification, are permitted provided that the following conditions
	9	* are met:
	10	*
	11	* * Redistributions of source code must retain the above copyright
	12	* notice, this list of conditions and the following disclaimer.
	13	* * Redistributions in binary form must reproduce the above copyright
	14	* notice, this list of conditions and the following disclaimer in
	15	* the documentation and/or other materials provided with the
	16	* distribution.
	17	* * Neither the name of 6WIND S.A. nor the names of its
	18	* contributors may be used to endorse or promote products derived
	19	* from this software without specific prior written permission.
	20	*
	21	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
	22	* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
	23	* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
	24	* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
	25	* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
	26	* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
	27	* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	28	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
	29	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
	30	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
	31	* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	32	*/
	33
	34	#ifndef RTE_PMD_MLX5_PRM_H_
	35	#define RTE_PMD_MLX5_PRM_H_
	36
	37	/* Verbs header. */
	38	/* ISO C doesn't support unnamed structs/unions, disabling -pedantic. */
	39	#ifdef PEDANTIC
	40	#pragma GCC diagnostic ignored "-Wpedantic"
	41	#endif
	42	#include <infiniband/mlx5_hw.h>
	43	#ifdef PEDANTIC
	44	#pragma GCC diagnostic error "-Wpedantic"
	45	#endif
	46
	47	#include "mlx5_autoconf.h"
	48
	49	/* Get CQE owner bit. */
	50	#define MLX5_CQE_OWNER(op_own) ((op_own) & MLX5_CQE_OWNER_MASK)
	51
	52	/* Get CQE format. */
	53	#define MLX5_CQE_FORMAT(op_own) (((op_own) & MLX5E_CQE_FORMAT_MASK) >> 2)
	54
	55	/* Get CQE opcode. */
	56	#define MLX5_CQE_OPCODE(op_own) (((op_own) & 0xf0) >> 4)
	57
	58	/* Get CQE solicited event. */
	59	#define MLX5_CQE_SE(op_own) (((op_own) >> 1) & 1)
	60
	61	/* Invalidate a CQE. */
	62	#define MLX5_CQE_INVALIDATE (MLX5_CQE_INVALID << 4)
	63
	64	/* CQE value to inform that VLAN is stripped. */
65	#define MLX5_CQE_VLAN_STRIPPED 0x1
66
67	/* Maximum number of packets a multi-packet WQE can handle. */
68	#define MLX5_MPW_DSEG_MAX 5
69
70	/* WQE DWORD size */
71	#define MLX5_WQE_DWORD_SIZE 16
72
73	/* WQE size */
74	#define MLX5_WQE_SIZE (4 * MLX5_WQE_DWORD_SIZE)
75
76	/* Compute the number of DS. */
77	#define MLX5_WQE_DS(n) \
78	(((n) + MLX5_WQE_DWORD_SIZE - 1) / MLX5_WQE_DWORD_SIZE)
79
80	/* Room for inline data in multi-packet WQE. */
81	#define MLX5_MWQE64_INL_DATA 28
82
83	#ifndef HAVE_VERBS_MLX5_OPCODE_TSO
84	#define MLX5_OPCODE_TSO MLX5_OPCODE_LSO_MPW /* Compat with OFED 3.3. */
85	#endif
86
87	/* IPv4 packet. */
88	#define MLX5_CQE_RX_IPV4_PACKET (1u << 2)
89
90	/* IPv6 packet. */
91	#define MLX5_CQE_RX_IPV6_PACKET (1u << 3)
92
93	/* Outer IPv4 packet. */
94	#define MLX5_CQE_RX_OUTER_IPV4_PACKET (1u << 7)
95
96	/* Outer IPv6 packet. */
97	#define MLX5_CQE_RX_OUTER_IPV6_PACKET (1u << 8)
98
99	/* Tunnel packet bit in the CQE. */
100	#define MLX5_CQE_RX_TUNNEL_PACKET (1u << 4)
101
102	/* Outer IP checksum OK. */
103	#define MLX5_CQE_RX_OUTER_IP_CSUM_OK (1u << 5)
104
105	/* Outer UDP header and checksum OK. */
106	#define MLX5_CQE_RX_OUTER_TCP_UDP_CSUM_OK (1u << 6)
107
108	/* Subset of struct mlx5_wqe_eth_seg. */
109	struct mlx5_wqe_eth_seg_small {
110	uint32_t rsvd0;
111	uint8_t cs_flags;
112	uint8_t rsvd1;
113	uint16_t mss;
114	uint32_t rsvd2;
115	uint16_t inline_hdr_sz;
116	uint8_t inline_hdr[2];
117	};
118
119	struct mlx5_wqe_inl_small {
120	uint32_t byte_cnt;
121	uint8_t raw;
122	};
123
124	/* Small common part of the WQE. */
125	struct mlx5_wqe {
126	uint32_t ctrl[4];
127	struct mlx5_wqe_eth_seg_small eseg;
128	};
129
130	/* WQE. */
131	struct mlx5_wqe64 {
132	struct mlx5_wqe hdr;
133	uint8_t raw[32];
134	} __rte_aligned(64);
135
136	/* MPW session status. */
137	enum mlx5_mpw_state {
138	MLX5_MPW_STATE_OPENED,
139	MLX5_MPW_INL_STATE_OPENED,
140	MLX5_MPW_STATE_CLOSED,
141	};
142
143	/* MPW session descriptor. */
144	struct mlx5_mpw {
145	enum mlx5_mpw_state state;
146	unsigned int pkts_n;
147	unsigned int len;
148	unsigned int total_len;
149	volatile struct mlx5_wqe *wqe;
150	union {
151	volatile struct mlx5_wqe_data_seg *dseg[MLX5_MPW_DSEG_MAX];
152	volatile uint8_t *raw;
153	} data;
154	};
155
156	/* CQ element structure - should be equal to the cache line size */
157	struct mlx5_cqe {
158	#if (RTE_CACHE_LINE_SIZE == 128)
159	uint8_t padding[64];
160	#endif
161	uint8_t pkt_info;
162	uint8_t rsvd0[11];
163	uint32_t rx_hash_res;
164	uint8_t rx_hash_type;
165	uint8_t rsvd1[11];
166	uint8_t hds_ip_ext;
167	uint8_t l4_hdr_type_etc;
168	uint16_t vlan_info;
169	uint8_t rsvd2[12];
170	uint32_t byte_cnt;
171	uint64_t timestamp;
172	uint8_t rsvd3[4];
173	uint16_t wqe_counter;
174	uint8_t rsvd4;
175	uint8_t op_own;
176	};
177
178	#endif /* RTE_PMD_MLX5_PRM_H_ */