]> git.proxmox.com Git - mirror_ubuntu-disco-kernel.git/blame - drivers/cpufreq/cpufreq-dt-platdev.c
net: vrf: Add support for sends to local broadcast address
[mirror_ubuntu-disco-kernel.git] / drivers / cpufreq / cpufreq-dt-platdev.c
CommitLineData
f56aad1d
VK
1/*
2 * Copyright (C) 2016 Linaro.
3 * Viresh Kumar <viresh.kumar@linaro.org>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 */
9
10#include <linux/err.h>
11#include <linux/of.h>
edeec420 12#include <linux/of_device.h>
f56aad1d
VK
13#include <linux/platform_device.h>
14
297a6622
VK
15#include "cpufreq-dt.h"
16
edeec420
VK
17/*
18 * Machines for which the cpufreq device is *always* created, mostly used for
19 * platforms using "operating-points" (V1) property.
20 */
21static const struct of_device_id whitelist[] __initconst = {
117d4f59
VK
22 { .compatible = "allwinner,sun4i-a10", },
23 { .compatible = "allwinner,sun5i-a10s", },
24 { .compatible = "allwinner,sun5i-a13", },
25 { .compatible = "allwinner,sun5i-r8", },
26 { .compatible = "allwinner,sun6i-a31", },
27 { .compatible = "allwinner,sun6i-a31s", },
28 { .compatible = "allwinner,sun7i-a20", },
29 { .compatible = "allwinner,sun8i-a23", },
117d4f59
VK
30 { .compatible = "allwinner,sun8i-a83t", },
31 { .compatible = "allwinner,sun8i-h3", },
32
e11b6293
HT
33 { .compatible = "apm,xgene-shadowcat", },
34
650ec6cf
LW
35 { .compatible = "arm,integrator-ap", },
36 { .compatible = "arm,integrator-cp", },
37
a0df7734 38 { .compatible = "hisilicon,hi3660", },
3920be47 39
7ead83f6
VK
40 { .compatible = "fsl,imx27", },
41 { .compatible = "fsl,imx51", },
42 { .compatible = "fsl,imx53", },
43 { .compatible = "fsl,imx7d", },
44
a59511d1 45 { .compatible = "marvell,berlin", },
dcd2ea41
RJ
46 { .compatible = "marvell,pxa250", },
47 { .compatible = "marvell,pxa270", },
a59511d1 48
2249c00a
VK
49 { .compatible = "samsung,exynos3250", },
50 { .compatible = "samsung,exynos4210", },
2249c00a
VK
51 { .compatible = "samsung,exynos5250", },
52#ifndef CONFIG_BL_SWITCHER
2249c00a
VK
53 { .compatible = "samsung,exynos5800", },
54#endif
7694ca6e 55
a399dc9f
VK
56 { .compatible = "renesas,emev2", },
57 { .compatible = "renesas,r7s72100", },
58 { .compatible = "renesas,r8a73a4", },
59 { .compatible = "renesas,r8a7740", },
f0da898b
GU
60 { .compatible = "renesas,r8a7743", },
61 { .compatible = "renesas,r8a7745", },
a399dc9f
VK
62 { .compatible = "renesas,r8a7778", },
63 { .compatible = "renesas,r8a7779", },
64 { .compatible = "renesas,r8a7790", },
65 { .compatible = "renesas,r8a7791", },
ffdf8b86 66 { .compatible = "renesas,r8a7792", },
a399dc9f
VK
67 { .compatible = "renesas,r8a7793", },
68 { .compatible = "renesas,r8a7794", },
034def59 69 { .compatible = "renesas,r8a7795", },
bea2ebca 70 { .compatible = "renesas,r8a7796", },
a399dc9f
VK
71 { .compatible = "renesas,sh73a0", },
72
014400c1
FX
73 { .compatible = "rockchip,rk2928", },
74 { .compatible = "rockchip,rk3036", },
75 { .compatible = "rockchip,rk3066a", },
76 { .compatible = "rockchip,rk3066b", },
77 { .compatible = "rockchip,rk3188", },
78 { .compatible = "rockchip,rk3228", },
79 { .compatible = "rockchip,rk3288", },
319af40a 80 { .compatible = "rockchip,rk3328", },
014400c1
FX
81 { .compatible = "rockchip,rk3366", },
82 { .compatible = "rockchip,rk3368", },
83 { .compatible = "rockchip,rk3399", },
84
ff6c349f
LW
85 { .compatible = "st-ericsson,u8500", },
86 { .compatible = "st-ericsson,u8540", },
87 { .compatible = "st-ericsson,u9500", },
88 { .compatible = "st-ericsson,u9540", },
89
7694ca6e
VK
90 { .compatible = "ti,omap2", },
91 { .compatible = "ti,omap3", },
92 { .compatible = "ti,omap4", },
93 { .compatible = "ti,omap5", },
5e4249c6
VK
94
95 { .compatible = "xlnx,zynq-7000", },
a5685781 96 { .compatible = "xlnx,zynqmp", },
bd37e022
WY
97
98 { }
f56aad1d
VK
99};
100
edeec420
VK
101/*
102 * Machines for which the cpufreq device is *not* created, mostly used for
103 * platforms using "operating-points-v2" property.
104 */
105static const struct of_device_id blacklist[] __initconst = {
ff76898c
VK
106 { .compatible = "calxeda,highbank", },
107 { .compatible = "calxeda,ecx-2000", },
108
109 { .compatible = "marvell,armadaxp", },
110
111 { .compatible = "nvidia,tegra124", },
112
113 { .compatible = "st,stih407", },
114 { .compatible = "st,stih410", },
115
116 { .compatible = "sigma,tango4", },
117
d477bf3a
SM
118 { .compatible = "ti,am33xx", },
119 { .compatible = "ti,am43", },
120 { .compatible = "ti,dra7", },
121
edeec420
VK
122 { }
123};
124
125static bool __init cpu0_node_has_opp_v2_prop(void)
126{
127 struct device_node *np = of_cpu_device_node_get(0);
128 bool ret = false;
129
130 if (of_get_property(np, "operating-points-v2", NULL))
131 ret = true;
132
133 of_node_put(np);
134 return ret;
135}
136
f56aad1d
VK
137static int __init cpufreq_dt_platdev_init(void)
138{
139 struct device_node *np = of_find_node_by_path("/");
ca5eda5d 140 const struct of_device_id *match;
edeec420 141 const void *data = NULL;
f56aad1d
VK
142
143 if (!np)
144 return -ENODEV;
145
edeec420
VK
146 match = of_match_node(whitelist, np);
147 if (match) {
148 data = match->data;
149 goto create_pdev;
150 }
151
152 if (cpu0_node_has_opp_v2_prop() && !of_match_node(blacklist, np))
153 goto create_pdev;
154
ca5eda5d 155 of_node_put(np);
edeec420 156 return -ENODEV;
f56aad1d 157
edeec420
VK
158create_pdev:
159 of_node_put(np);
297a6622 160 return PTR_ERR_OR_ZERO(platform_device_register_data(NULL, "cpufreq-dt",
edeec420 161 -1, data,
297a6622 162 sizeof(struct cpufreq_dt_platform_data)));
f56aad1d
VK
163}
164device_initcall(cpufreq_dt_platdev_init);