]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
585fb111 | 33 | #include "i915_reg.h" |
79e53945 | 34 | #include "intel_bios.h" |
0839ccb8 | 35 | #include <linux/io-mapping.h> |
585fb111 | 36 | |
1da177e4 LT |
37 | /* General customization: |
38 | */ | |
39 | ||
40 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
41 | ||
42 | #define DRIVER_NAME "i915" | |
43 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 44 | #define DRIVER_DATE "20080730" |
1da177e4 | 45 | |
317c35d1 JB |
46 | enum pipe { |
47 | PIPE_A = 0, | |
48 | PIPE_B, | |
49 | }; | |
50 | ||
80824003 JB |
51 | enum plane { |
52 | PLANE_A = 0, | |
53 | PLANE_B, | |
54 | }; | |
55 | ||
52440211 KP |
56 | #define I915_NUM_PIPE 2 |
57 | ||
1da177e4 LT |
58 | /* Interface history: |
59 | * | |
60 | * 1.1: Original. | |
0d6aa60b DA |
61 | * 1.2: Add Power Management |
62 | * 1.3: Add vblank support | |
de227f5f | 63 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 64 | * 1.5: Add vblank pipe configuration |
2228ed67 MD |
65 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
66 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
67 | */ |
68 | #define DRIVER_MAJOR 1 | |
2228ed67 | 69 | #define DRIVER_MINOR 6 |
1da177e4 LT |
70 | #define DRIVER_PATCHLEVEL 0 |
71 | ||
673a394b EA |
72 | #define WATCH_COHERENCY 0 |
73 | #define WATCH_BUF 0 | |
74 | #define WATCH_EXEC 0 | |
75 | #define WATCH_LRU 0 | |
76 | #define WATCH_RELOC 0 | |
77 | #define WATCH_INACTIVE 0 | |
78 | #define WATCH_PWRITE 0 | |
79 | ||
71acb5eb DA |
80 | #define I915_GEM_PHYS_CURSOR_0 1 |
81 | #define I915_GEM_PHYS_CURSOR_1 2 | |
82 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
83 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
84 | ||
85 | struct drm_i915_gem_phys_object { | |
86 | int id; | |
87 | struct page **page_list; | |
88 | drm_dma_handle_t *handle; | |
89 | struct drm_gem_object *cur_obj; | |
90 | }; | |
91 | ||
1da177e4 | 92 | typedef struct _drm_i915_ring_buffer { |
1da177e4 LT |
93 | unsigned long Size; |
94 | u8 *virtual_start; | |
95 | int head; | |
96 | int tail; | |
97 | int space; | |
98 | drm_local_map_t map; | |
673a394b | 99 | struct drm_gem_object *ring_obj; |
1da177e4 LT |
100 | } drm_i915_ring_buffer_t; |
101 | ||
102 | struct mem_block { | |
103 | struct mem_block *next; | |
104 | struct mem_block *prev; | |
105 | int start; | |
106 | int size; | |
6c340eac | 107 | struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */ |
1da177e4 LT |
108 | }; |
109 | ||
0a3e67a4 JB |
110 | struct opregion_header; |
111 | struct opregion_acpi; | |
112 | struct opregion_swsci; | |
113 | struct opregion_asle; | |
114 | ||
8ee1c3db MG |
115 | struct intel_opregion { |
116 | struct opregion_header *header; | |
117 | struct opregion_acpi *acpi; | |
118 | struct opregion_swsci *swsci; | |
119 | struct opregion_asle *asle; | |
120 | int enabled; | |
121 | }; | |
122 | ||
7c1c2871 DA |
123 | struct drm_i915_master_private { |
124 | drm_local_map_t *sarea; | |
125 | struct _drm_i915_sarea *sarea_priv; | |
126 | }; | |
de151cf6 JB |
127 | #define I915_FENCE_REG_NONE -1 |
128 | ||
129 | struct drm_i915_fence_reg { | |
130 | struct drm_gem_object *obj; | |
131 | }; | |
7c1c2871 | 132 | |
9b9d172d | 133 | struct sdvo_device_mapping { |
134 | u8 dvo_port; | |
135 | u8 slave_addr; | |
136 | u8 dvo_wiring; | |
137 | u8 initialized; | |
138 | }; | |
139 | ||
63eeaf38 JB |
140 | struct drm_i915_error_state { |
141 | u32 eir; | |
142 | u32 pgtbl_er; | |
143 | u32 pipeastat; | |
144 | u32 pipebstat; | |
145 | u32 ipeir; | |
146 | u32 ipehr; | |
147 | u32 instdone; | |
148 | u32 acthd; | |
149 | u32 instpm; | |
150 | u32 instps; | |
151 | u32 instdone1; | |
152 | u32 seqno; | |
9df30794 | 153 | u64 bbaddr; |
63eeaf38 | 154 | struct timeval time; |
9df30794 CW |
155 | struct drm_i915_error_object { |
156 | int page_count; | |
157 | u32 gtt_offset; | |
158 | u32 *pages[0]; | |
159 | } *ringbuffer, *batchbuffer[2]; | |
160 | struct drm_i915_error_buffer { | |
161 | size_t size; | |
162 | u32 name; | |
163 | u32 seqno; | |
164 | u32 gtt_offset; | |
165 | u32 read_domains; | |
166 | u32 write_domain; | |
167 | u32 fence_reg; | |
168 | s32 pinned:2; | |
169 | u32 tiling:2; | |
170 | u32 dirty:1; | |
171 | u32 purgeable:1; | |
172 | } *active_bo; | |
173 | u32 active_bo_count; | |
63eeaf38 JB |
174 | }; |
175 | ||
e70236a8 JB |
176 | struct drm_i915_display_funcs { |
177 | void (*dpms)(struct drm_crtc *crtc, int mode); | |
178 | bool (*fbc_enabled)(struct drm_crtc *crtc); | |
179 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); | |
180 | void (*disable_fbc)(struct drm_device *dev); | |
181 | int (*get_display_clock_speed)(struct drm_device *dev); | |
182 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
183 | void (*update_wm)(struct drm_device *dev, int planea_clock, | |
184 | int planeb_clock, int sr_hdisplay, int pixel_size); | |
185 | /* clock updates for mode set */ | |
186 | /* cursor updates */ | |
187 | /* render clock increase/decrease */ | |
188 | /* display clock increase/decrease */ | |
189 | /* pll clock increase/decrease */ | |
190 | /* clock gating init */ | |
191 | }; | |
192 | ||
02e792fb DV |
193 | struct intel_overlay; |
194 | ||
cfdf1fa2 KH |
195 | struct intel_device_info { |
196 | u8 is_mobile : 1; | |
197 | u8 is_i8xx : 1; | |
198 | u8 is_i915g : 1; | |
199 | u8 is_i9xx : 1; | |
200 | u8 is_i945gm : 1; | |
201 | u8 is_i965g : 1; | |
202 | u8 is_i965gm : 1; | |
203 | u8 is_g33 : 1; | |
204 | u8 need_gfx_hws : 1; | |
205 | u8 is_g4x : 1; | |
206 | u8 is_pineview : 1; | |
207 | u8 is_ironlake : 1; | |
208 | u8 has_fbc : 1; | |
209 | u8 has_rc6 : 1; | |
210 | u8 has_pipe_cxsr : 1; | |
211 | u8 has_hotplug : 1; | |
b295d1b6 | 212 | u8 cursor_needs_physical : 1; |
cfdf1fa2 KH |
213 | }; |
214 | ||
b5e50c3f JB |
215 | enum no_fbc_reason { |
216 | FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */ | |
217 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
218 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
219 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
220 | FBC_NOT_TILED, /* buffer not tiled */ | |
221 | }; | |
222 | ||
1da177e4 | 223 | typedef struct drm_i915_private { |
673a394b EA |
224 | struct drm_device *dev; |
225 | ||
cfdf1fa2 KH |
226 | const struct intel_device_info *info; |
227 | ||
ac5c4e76 DA |
228 | int has_gem; |
229 | ||
3043c60c | 230 | void __iomem *regs; |
1da177e4 | 231 | |
ec2a4c3f | 232 | struct pci_dev *bridge_dev; |
1da177e4 LT |
233 | drm_i915_ring_buffer_t ring; |
234 | ||
9c8da5eb | 235 | drm_dma_handle_t *status_page_dmah; |
1da177e4 | 236 | void *hw_status_page; |
1da177e4 | 237 | dma_addr_t dma_status_page; |
0a3e67a4 | 238 | uint32_t counter; |
dc7a9319 WZ |
239 | unsigned int status_gfx_addr; |
240 | drm_local_map_t hws_map; | |
673a394b | 241 | struct drm_gem_object *hws_obj; |
97f5ab66 | 242 | struct drm_gem_object *pwrctx; |
1da177e4 | 243 | |
d7658989 JB |
244 | struct resource mch_res; |
245 | ||
a6b54f3f | 246 | unsigned int cpp; |
1da177e4 LT |
247 | int back_offset; |
248 | int front_offset; | |
249 | int current_page; | |
250 | int page_flipping; | |
1da177e4 LT |
251 | |
252 | wait_queue_head_t irq_queue; | |
253 | atomic_t irq_received; | |
ed4cb414 EA |
254 | /** Protects user_irq_refcount and irq_mask_reg */ |
255 | spinlock_t user_irq_lock; | |
256 | /** Refcount for i915_user_irq_get() versus i915_user_irq_put(). */ | |
257 | int user_irq_refcount; | |
9d34e5db | 258 | u32 trace_irq_seqno; |
ed4cb414 EA |
259 | /** Cached value of IMR to avoid reads in updating the bitfield */ |
260 | u32 irq_mask_reg; | |
7c463586 | 261 | u32 pipestat[2]; |
f2b115e6 | 262 | /** splitted irq regs for graphics and display engine on Ironlake, |
036a4a7d ZW |
263 | irq_mask_reg is still used for display irq. */ |
264 | u32 gt_irq_mask_reg; | |
265 | u32 gt_irq_enable_reg; | |
266 | u32 de_irq_enable_reg; | |
c650156a ZW |
267 | u32 pch_irq_mask_reg; |
268 | u32 pch_irq_enable_reg; | |
1da177e4 | 269 | |
5ca58282 JB |
270 | u32 hotplug_supported_mask; |
271 | struct work_struct hotplug_work; | |
272 | ||
1da177e4 LT |
273 | int tex_lru_log_granularity; |
274 | int allow_batchbuffer; | |
275 | struct mem_block *agp_heap; | |
0d6aa60b | 276 | unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds; |
702880f2 | 277 | int vblank_pipe; |
a6b54f3f | 278 | |
f65d9421 BG |
279 | /* For hangcheck timer */ |
280 | #define DRM_I915_HANGCHECK_PERIOD 75 /* in jiffies */ | |
281 | struct timer_list hangcheck_timer; | |
282 | int hangcheck_count; | |
283 | uint32_t last_acthd; | |
284 | ||
79e53945 JB |
285 | struct drm_mm vram; |
286 | ||
80824003 JB |
287 | unsigned long cfb_size; |
288 | unsigned long cfb_pitch; | |
289 | int cfb_fence; | |
290 | int cfb_plane; | |
291 | ||
79e53945 JB |
292 | int irq_enabled; |
293 | ||
8ee1c3db MG |
294 | struct intel_opregion opregion; |
295 | ||
02e792fb DV |
296 | /* overlay */ |
297 | struct intel_overlay *overlay; | |
298 | ||
79e53945 JB |
299 | /* LVDS info */ |
300 | int backlight_duty_cycle; /* restore backlight to this value */ | |
301 | bool panel_wants_dither; | |
302 | struct drm_display_mode *panel_fixed_mode; | |
88631706 ML |
303 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ |
304 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
79e53945 JB |
305 | |
306 | /* Feature bits from the VBIOS */ | |
95281e35 HE |
307 | unsigned int int_tv_support:1; |
308 | unsigned int lvds_dither:1; | |
309 | unsigned int lvds_vbt:1; | |
310 | unsigned int int_crt_support:1; | |
43565a06 | 311 | unsigned int lvds_use_ssc:1; |
32f9d658 | 312 | unsigned int edp_support:1; |
43565a06 | 313 | int lvds_ssc_freq; |
500a8cc4 | 314 | int edp_bpp; |
79e53945 | 315 | |
c1c7af60 JB |
316 | struct notifier_block lid_notifier; |
317 | ||
29874f44 | 318 | int crt_ddc_bus; /* 0 = unknown, else GPIO to use for CRT DDC */ |
de151cf6 JB |
319 | struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */ |
320 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
321 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
322 | ||
7662c8bd SL |
323 | unsigned int fsb_freq, mem_freq; |
324 | ||
63eeaf38 JB |
325 | spinlock_t error_lock; |
326 | struct drm_i915_error_state *first_error; | |
8a905236 | 327 | struct work_struct error_work; |
9c9fe1f8 | 328 | struct workqueue_struct *wq; |
63eeaf38 | 329 | |
e70236a8 JB |
330 | /* Display functions */ |
331 | struct drm_i915_display_funcs display; | |
332 | ||
ba8bbcf6 | 333 | /* Register state */ |
c9354c85 | 334 | bool modeset_on_lid; |
ba8bbcf6 JB |
335 | u8 saveLBB; |
336 | u32 saveDSPACNTR; | |
337 | u32 saveDSPBCNTR; | |
e948e994 | 338 | u32 saveDSPARB; |
461cba2d | 339 | u32 saveHWS; |
ba8bbcf6 JB |
340 | u32 savePIPEACONF; |
341 | u32 savePIPEBCONF; | |
342 | u32 savePIPEASRC; | |
343 | u32 savePIPEBSRC; | |
344 | u32 saveFPA0; | |
345 | u32 saveFPA1; | |
346 | u32 saveDPLL_A; | |
347 | u32 saveDPLL_A_MD; | |
348 | u32 saveHTOTAL_A; | |
349 | u32 saveHBLANK_A; | |
350 | u32 saveHSYNC_A; | |
351 | u32 saveVTOTAL_A; | |
352 | u32 saveVBLANK_A; | |
353 | u32 saveVSYNC_A; | |
354 | u32 saveBCLRPAT_A; | |
5586c8bc | 355 | u32 saveTRANSACONF; |
42048781 ZW |
356 | u32 saveTRANS_HTOTAL_A; |
357 | u32 saveTRANS_HBLANK_A; | |
358 | u32 saveTRANS_HSYNC_A; | |
359 | u32 saveTRANS_VTOTAL_A; | |
360 | u32 saveTRANS_VBLANK_A; | |
361 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 362 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
363 | u32 saveDSPASTRIDE; |
364 | u32 saveDSPASIZE; | |
365 | u32 saveDSPAPOS; | |
585fb111 | 366 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
367 | u32 saveDSPASURF; |
368 | u32 saveDSPATILEOFF; | |
369 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 370 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
371 | u32 saveBLC_PWM_CTL; |
372 | u32 saveBLC_PWM_CTL2; | |
42048781 ZW |
373 | u32 saveBLC_CPU_PWM_CTL; |
374 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
375 | u32 saveFPB0; |
376 | u32 saveFPB1; | |
377 | u32 saveDPLL_B; | |
378 | u32 saveDPLL_B_MD; | |
379 | u32 saveHTOTAL_B; | |
380 | u32 saveHBLANK_B; | |
381 | u32 saveHSYNC_B; | |
382 | u32 saveVTOTAL_B; | |
383 | u32 saveVBLANK_B; | |
384 | u32 saveVSYNC_B; | |
385 | u32 saveBCLRPAT_B; | |
5586c8bc | 386 | u32 saveTRANSBCONF; |
42048781 ZW |
387 | u32 saveTRANS_HTOTAL_B; |
388 | u32 saveTRANS_HBLANK_B; | |
389 | u32 saveTRANS_HSYNC_B; | |
390 | u32 saveTRANS_VTOTAL_B; | |
391 | u32 saveTRANS_VBLANK_B; | |
392 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 393 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
394 | u32 saveDSPBSTRIDE; |
395 | u32 saveDSPBSIZE; | |
396 | u32 saveDSPBPOS; | |
585fb111 | 397 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
398 | u32 saveDSPBSURF; |
399 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
400 | u32 saveVGA0; |
401 | u32 saveVGA1; | |
402 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
403 | u32 saveVGACNTRL; |
404 | u32 saveADPA; | |
405 | u32 saveLVDS; | |
585fb111 JB |
406 | u32 savePP_ON_DELAYS; |
407 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
408 | u32 saveDVOA; |
409 | u32 saveDVOB; | |
410 | u32 saveDVOC; | |
411 | u32 savePP_ON; | |
412 | u32 savePP_OFF; | |
413 | u32 savePP_CONTROL; | |
585fb111 | 414 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
415 | u32 savePFIT_CONTROL; |
416 | u32 save_palette_a[256]; | |
417 | u32 save_palette_b[256]; | |
06027f91 | 418 | u32 saveDPFC_CB_BASE; |
ba8bbcf6 JB |
419 | u32 saveFBC_CFB_BASE; |
420 | u32 saveFBC_LL_BASE; | |
421 | u32 saveFBC_CONTROL; | |
422 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
423 | u32 saveIER; |
424 | u32 saveIIR; | |
425 | u32 saveIMR; | |
42048781 ZW |
426 | u32 saveDEIER; |
427 | u32 saveDEIMR; | |
428 | u32 saveGTIER; | |
429 | u32 saveGTIMR; | |
430 | u32 saveFDI_RXA_IMR; | |
431 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 432 | u32 saveCACHE_MODE_0; |
1f84e550 | 433 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
434 | u32 saveSWF0[16]; |
435 | u32 saveSWF1[16]; | |
436 | u32 saveSWF2[3]; | |
437 | u8 saveMSR; | |
438 | u8 saveSR[8]; | |
123f794f | 439 | u8 saveGR[25]; |
ba8bbcf6 | 440 | u8 saveAR_INDEX; |
a59e122a | 441 | u8 saveAR[21]; |
ba8bbcf6 | 442 | u8 saveDACMASK; |
a59e122a | 443 | u8 saveCR[37]; |
79f11c19 | 444 | uint64_t saveFENCE[16]; |
1fd1c624 EA |
445 | u32 saveCURACNTR; |
446 | u32 saveCURAPOS; | |
447 | u32 saveCURABASE; | |
448 | u32 saveCURBCNTR; | |
449 | u32 saveCURBPOS; | |
450 | u32 saveCURBBASE; | |
451 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
452 | u32 saveDP_B; |
453 | u32 saveDP_C; | |
454 | u32 saveDP_D; | |
455 | u32 savePIPEA_GMCH_DATA_M; | |
456 | u32 savePIPEB_GMCH_DATA_M; | |
457 | u32 savePIPEA_GMCH_DATA_N; | |
458 | u32 savePIPEB_GMCH_DATA_N; | |
459 | u32 savePIPEA_DP_LINK_M; | |
460 | u32 savePIPEB_DP_LINK_M; | |
461 | u32 savePIPEA_DP_LINK_N; | |
462 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
463 | u32 saveFDI_RXA_CTL; |
464 | u32 saveFDI_TXA_CTL; | |
465 | u32 saveFDI_RXB_CTL; | |
466 | u32 saveFDI_TXB_CTL; | |
467 | u32 savePFA_CTL_1; | |
468 | u32 savePFB_CTL_1; | |
469 | u32 savePFA_WIN_SZ; | |
470 | u32 savePFB_WIN_SZ; | |
471 | u32 savePFA_WIN_POS; | |
472 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
473 | u32 savePCH_DREF_CONTROL; |
474 | u32 saveDISP_ARB_CTL; | |
475 | u32 savePIPEA_DATA_M1; | |
476 | u32 savePIPEA_DATA_N1; | |
477 | u32 savePIPEA_LINK_M1; | |
478 | u32 savePIPEA_LINK_N1; | |
479 | u32 savePIPEB_DATA_M1; | |
480 | u32 savePIPEB_DATA_N1; | |
481 | u32 savePIPEB_LINK_M1; | |
482 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 483 | u32 saveMCHBAR_RENDER_STANDBY; |
673a394b EA |
484 | |
485 | struct { | |
486 | struct drm_mm gtt_space; | |
487 | ||
0839ccb8 | 488 | struct io_mapping *gtt_mapping; |
ab657db1 | 489 | int gtt_mtrr; |
0839ccb8 | 490 | |
31169714 CW |
491 | /** |
492 | * Membership on list of all loaded devices, used to evict | |
493 | * inactive buffers under memory pressure. | |
494 | * | |
495 | * Modifications should only be done whilst holding the | |
496 | * shrink_list_lock spinlock. | |
497 | */ | |
498 | struct list_head shrink_list; | |
499 | ||
673a394b EA |
500 | /** |
501 | * List of objects currently involved in rendering from the | |
502 | * ringbuffer. | |
503 | * | |
ce44b0ea EA |
504 | * Includes buffers having the contents of their GPU caches |
505 | * flushed, not necessarily primitives. last_rendering_seqno | |
506 | * represents when the rendering involved will be completed. | |
507 | * | |
673a394b EA |
508 | * A reference is held on the buffer while on this list. |
509 | */ | |
5e118f41 | 510 | spinlock_t active_list_lock; |
673a394b EA |
511 | struct list_head active_list; |
512 | ||
513 | /** | |
514 | * List of objects which are not in the ringbuffer but which | |
515 | * still have a write_domain which needs to be flushed before | |
516 | * unbinding. | |
517 | * | |
ce44b0ea EA |
518 | * last_rendering_seqno is 0 while an object is in this list. |
519 | * | |
673a394b EA |
520 | * A reference is held on the buffer while on this list. |
521 | */ | |
522 | struct list_head flushing_list; | |
523 | ||
99fcb766 DV |
524 | /** |
525 | * List of objects currently pending a GPU write flush. | |
526 | * | |
527 | * All elements on this list will belong to either the | |
528 | * active_list or flushing_list, last_rendering_seqno can | |
529 | * be used to differentiate between the two elements. | |
530 | */ | |
531 | struct list_head gpu_write_list; | |
532 | ||
673a394b EA |
533 | /** |
534 | * LRU list of objects which are not in the ringbuffer and | |
535 | * are ready to unbind, but are still in the GTT. | |
536 | * | |
ce44b0ea EA |
537 | * last_rendering_seqno is 0 while an object is in this list. |
538 | * | |
673a394b EA |
539 | * A reference is not held on the buffer while on this list, |
540 | * as merely being GTT-bound shouldn't prevent its being | |
541 | * freed, and we'll pull it off the list in the free path. | |
542 | */ | |
543 | struct list_head inactive_list; | |
544 | ||
a09ba7fa EA |
545 | /** LRU list of objects with fence regs on them. */ |
546 | struct list_head fence_list; | |
547 | ||
673a394b EA |
548 | /** |
549 | * List of breadcrumbs associated with GPU requests currently | |
550 | * outstanding. | |
551 | */ | |
552 | struct list_head request_list; | |
553 | ||
554 | /** | |
555 | * We leave the user IRQ off as much as possible, | |
556 | * but this means that requests will finish and never | |
557 | * be retired once the system goes idle. Set a timer to | |
558 | * fire periodically while the ring is running. When it | |
559 | * fires, go retire requests. | |
560 | */ | |
561 | struct delayed_work retire_work; | |
562 | ||
563 | uint32_t next_gem_seqno; | |
564 | ||
565 | /** | |
566 | * Waiting sequence number, if any | |
567 | */ | |
568 | uint32_t waiting_gem_seqno; | |
569 | ||
570 | /** | |
571 | * Last seq seen at irq time | |
572 | */ | |
573 | uint32_t irq_gem_seqno; | |
574 | ||
575 | /** | |
576 | * Flag if the X Server, and thus DRM, is not currently in | |
577 | * control of the device. | |
578 | * | |
579 | * This is set between LeaveVT and EnterVT. It needs to be | |
580 | * replaced with a semaphore. It also needs to be | |
581 | * transitioned away from for kernel modesetting. | |
582 | */ | |
583 | int suspended; | |
584 | ||
585 | /** | |
586 | * Flag if the hardware appears to be wedged. | |
587 | * | |
588 | * This is set when attempts to idle the device timeout. | |
589 | * It prevents command submission from occuring and makes | |
590 | * every pending request fail | |
591 | */ | |
ba1234d1 | 592 | atomic_t wedged; |
673a394b EA |
593 | |
594 | /** Bit 6 swizzling required for X tiling */ | |
595 | uint32_t bit_6_swizzle_x; | |
596 | /** Bit 6 swizzling required for Y tiling */ | |
597 | uint32_t bit_6_swizzle_y; | |
71acb5eb DA |
598 | |
599 | /* storage for physical objects */ | |
600 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
673a394b | 601 | } mm; |
9b9d172d | 602 | struct sdvo_device_mapping sdvo_mappings[2]; |
a3e17eb8 ZY |
603 | /* indicate whether the LVDS_BORDER should be enabled or not */ |
604 | unsigned int lvds_border_bits; | |
652c393a | 605 | |
6b95a207 KH |
606 | struct drm_crtc *plane_to_crtc_mapping[2]; |
607 | struct drm_crtc *pipe_to_crtc_mapping[2]; | |
608 | wait_queue_head_t pending_flip_queue; | |
609 | ||
652c393a JB |
610 | /* Reclocking support */ |
611 | bool render_reclock_avail; | |
612 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
613 | /* indicates the reduced downclock for LVDS*/ |
614 | int lvds_downclock; | |
652c393a JB |
615 | struct work_struct idle_work; |
616 | struct timer_list idle_timer; | |
617 | bool busy; | |
618 | u16 orig_clock; | |
6363ee6f ZY |
619 | int child_dev_num; |
620 | struct child_device_config *child_dev; | |
a2565377 | 621 | struct drm_connector *int_lvds_connector; |
f97108d1 | 622 | |
c4804411 | 623 | bool mchbar_need_disable; |
f97108d1 JB |
624 | |
625 | u8 cur_delay; | |
626 | u8 min_delay; | |
627 | u8 max_delay; | |
b5e50c3f JB |
628 | |
629 | enum no_fbc_reason no_fbc_reason; | |
1da177e4 LT |
630 | } drm_i915_private_t; |
631 | ||
673a394b EA |
632 | /** driver private structure attached to each drm_gem_object */ |
633 | struct drm_i915_gem_object { | |
634 | struct drm_gem_object *obj; | |
635 | ||
636 | /** Current space allocated to this object in the GTT, if any. */ | |
637 | struct drm_mm_node *gtt_space; | |
638 | ||
639 | /** This object's place on the active/flushing/inactive lists */ | |
640 | struct list_head list; | |
99fcb766 DV |
641 | /** This object's place on GPU write list */ |
642 | struct list_head gpu_write_list; | |
673a394b | 643 | |
a09ba7fa EA |
644 | /** This object's place on the fenced object LRU */ |
645 | struct list_head fence_list; | |
646 | ||
673a394b EA |
647 | /** |
648 | * This is set if the object is on the active or flushing lists | |
649 | * (has pending rendering), and is not set if it's on inactive (ready | |
650 | * to be unbound). | |
651 | */ | |
652 | int active; | |
653 | ||
654 | /** | |
655 | * This is set if the object has been written to since last bound | |
656 | * to the GTT | |
657 | */ | |
658 | int dirty; | |
659 | ||
660 | /** AGP memory structure for our GTT binding. */ | |
661 | DRM_AGP_MEM *agp_mem; | |
662 | ||
856fa198 EA |
663 | struct page **pages; |
664 | int pages_refcount; | |
673a394b EA |
665 | |
666 | /** | |
667 | * Current offset of the object in GTT space. | |
668 | * | |
669 | * This is the same as gtt_space->start | |
670 | */ | |
671 | uint32_t gtt_offset; | |
e67b8ce1 | 672 | |
de151cf6 JB |
673 | /** |
674 | * Fake offset for use by mmap(2) | |
675 | */ | |
676 | uint64_t mmap_offset; | |
677 | ||
678 | /** | |
679 | * Fence register bits (if any) for this object. Will be set | |
680 | * as needed when mapped into the GTT. | |
681 | * Protected by dev->struct_mutex. | |
682 | */ | |
683 | int fence_reg; | |
673a394b | 684 | |
673a394b EA |
685 | /** How many users have pinned this object in GTT space */ |
686 | int pin_count; | |
687 | ||
688 | /** Breadcrumb of last rendering to the buffer. */ | |
689 | uint32_t last_rendering_seqno; | |
690 | ||
691 | /** Current tiling mode for the object. */ | |
692 | uint32_t tiling_mode; | |
de151cf6 | 693 | uint32_t stride; |
673a394b | 694 | |
280b713b EA |
695 | /** Record of address bit 17 of each page at last unbind. */ |
696 | long *bit_17; | |
697 | ||
ba1eb1d8 KP |
698 | /** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */ |
699 | uint32_t agp_type; | |
700 | ||
673a394b | 701 | /** |
e47c68e9 EA |
702 | * If present, while GEM_DOMAIN_CPU is in the read domain this array |
703 | * flags which individual pages are valid. | |
673a394b EA |
704 | */ |
705 | uint8_t *page_cpu_valid; | |
79e53945 JB |
706 | |
707 | /** User space pin count and filp owning the pin */ | |
708 | uint32_t user_pin_count; | |
709 | struct drm_file *pin_filp; | |
71acb5eb DA |
710 | |
711 | /** for phy allocated objects */ | |
712 | struct drm_i915_gem_phys_object *phys_obj; | |
b70d11da KH |
713 | |
714 | /** | |
715 | * Used for checking the object doesn't appear more than once | |
716 | * in an execbuffer object list. | |
717 | */ | |
718 | int in_execbuffer; | |
3ef94daa CW |
719 | |
720 | /** | |
721 | * Advice: are the backing pages purgeable? | |
722 | */ | |
723 | int madv; | |
6b95a207 KH |
724 | |
725 | /** | |
726 | * Number of crtcs where this object is currently the fb, but | |
727 | * will be page flipped away on the next vblank. When it | |
728 | * reaches 0, dev_priv->pending_flip_queue will be woken up. | |
729 | */ | |
730 | atomic_t pending_flip; | |
673a394b EA |
731 | }; |
732 | ||
733 | /** | |
734 | * Request queue structure. | |
735 | * | |
736 | * The request queue allows us to note sequence numbers that have been emitted | |
737 | * and may be associated with active buffers to be retired. | |
738 | * | |
739 | * By keeping this list, we can avoid having to do questionable | |
740 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
741 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
742 | */ | |
743 | struct drm_i915_gem_request { | |
744 | /** GEM sequence number associated with this request. */ | |
745 | uint32_t seqno; | |
746 | ||
747 | /** Time at which this request was emitted, in jiffies. */ | |
748 | unsigned long emitted_jiffies; | |
749 | ||
b962442e | 750 | /** global list entry for this request */ |
673a394b | 751 | struct list_head list; |
b962442e EA |
752 | |
753 | /** file_priv list entry for this request */ | |
754 | struct list_head client_list; | |
673a394b EA |
755 | }; |
756 | ||
757 | struct drm_i915_file_private { | |
758 | struct { | |
b962442e | 759 | struct list_head request_list; |
673a394b EA |
760 | } mm; |
761 | }; | |
762 | ||
79e53945 JB |
763 | enum intel_chip_family { |
764 | CHIP_I8XX = 0x01, | |
765 | CHIP_I9XX = 0x02, | |
766 | CHIP_I915 = 0x04, | |
767 | CHIP_I965 = 0x08, | |
768 | }; | |
769 | ||
c153f45f | 770 | extern struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 771 | extern int i915_max_ioctl; |
79e53945 | 772 | extern unsigned int i915_fbpercrtc; |
652c393a | 773 | extern unsigned int i915_powersave; |
33814341 | 774 | extern unsigned int i915_lvds_downclock; |
b3a83639 | 775 | |
1341d655 BG |
776 | extern void i915_save_display(struct drm_device *dev); |
777 | extern void i915_restore_display(struct drm_device *dev); | |
7c1c2871 DA |
778 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
779 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
780 | ||
1da177e4 | 781 | /* i915_dma.c */ |
84b1fd10 | 782 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 783 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 784 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 785 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 786 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
787 | extern void i915_driver_preclose(struct drm_device *dev, |
788 | struct drm_file *file_priv); | |
673a394b EA |
789 | extern void i915_driver_postclose(struct drm_device *dev, |
790 | struct drm_file *file_priv); | |
84b1fd10 | 791 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
0d6aa60b DA |
792 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
793 | unsigned long arg); | |
673a394b | 794 | extern int i915_emit_box(struct drm_device *dev, |
201361a5 | 795 | struct drm_clip_rect *boxes, |
673a394b | 796 | int i, int DR1, int DR4); |
11ed50ec | 797 | extern int i965_reset(struct drm_device *dev, u8 flags); |
af6061af | 798 | |
1da177e4 | 799 | /* i915_irq.c */ |
f65d9421 | 800 | void i915_hangcheck_elapsed(unsigned long data); |
9df30794 | 801 | void i915_destroy_error_state(struct drm_device *dev); |
c153f45f EA |
802 | extern int i915_irq_emit(struct drm_device *dev, void *data, |
803 | struct drm_file *file_priv); | |
804 | extern int i915_irq_wait(struct drm_device *dev, void *data, | |
805 | struct drm_file *file_priv); | |
673a394b | 806 | void i915_user_irq_get(struct drm_device *dev); |
9d34e5db | 807 | void i915_trace_irq_get(struct drm_device *dev, u32 seqno); |
673a394b | 808 | void i915_user_irq_put(struct drm_device *dev); |
79e53945 | 809 | extern void i915_enable_interrupt (struct drm_device *dev); |
1da177e4 LT |
810 | |
811 | extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS); | |
84b1fd10 | 812 | extern void i915_driver_irq_preinstall(struct drm_device * dev); |
0a3e67a4 | 813 | extern int i915_driver_irq_postinstall(struct drm_device *dev); |
84b1fd10 | 814 | extern void i915_driver_irq_uninstall(struct drm_device * dev); |
c153f45f EA |
815 | extern int i915_vblank_pipe_set(struct drm_device *dev, void *data, |
816 | struct drm_file *file_priv); | |
817 | extern int i915_vblank_pipe_get(struct drm_device *dev, void *data, | |
818 | struct drm_file *file_priv); | |
0a3e67a4 JB |
819 | extern int i915_enable_vblank(struct drm_device *dev, int crtc); |
820 | extern void i915_disable_vblank(struct drm_device *dev, int crtc); | |
821 | extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc); | |
9880b7a5 | 822 | extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc); |
c153f45f EA |
823 | extern int i915_vblank_swap(struct drm_device *dev, void *data, |
824 | struct drm_file *file_priv); | |
8ee1c3db | 825 | extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask); |
1da177e4 | 826 | |
7c463586 KP |
827 | void |
828 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
829 | ||
830 | void | |
831 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
832 | ||
01c66889 ZY |
833 | void intel_enable_asle (struct drm_device *dev); |
834 | ||
7c463586 | 835 | |
1da177e4 | 836 | /* i915_mem.c */ |
c153f45f EA |
837 | extern int i915_mem_alloc(struct drm_device *dev, void *data, |
838 | struct drm_file *file_priv); | |
839 | extern int i915_mem_free(struct drm_device *dev, void *data, | |
840 | struct drm_file *file_priv); | |
841 | extern int i915_mem_init_heap(struct drm_device *dev, void *data, | |
842 | struct drm_file *file_priv); | |
843 | extern int i915_mem_destroy_heap(struct drm_device *dev, void *data, | |
844 | struct drm_file *file_priv); | |
1da177e4 | 845 | extern void i915_mem_takedown(struct mem_block **heap); |
84b1fd10 | 846 | extern void i915_mem_release(struct drm_device * dev, |
6c340eac | 847 | struct drm_file *file_priv, struct mem_block *heap); |
673a394b EA |
848 | /* i915_gem.c */ |
849 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
850 | struct drm_file *file_priv); | |
851 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
852 | struct drm_file *file_priv); | |
853 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
854 | struct drm_file *file_priv); | |
855 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
856 | struct drm_file *file_priv); | |
857 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
858 | struct drm_file *file_priv); | |
de151cf6 JB |
859 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
860 | struct drm_file *file_priv); | |
673a394b EA |
861 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
862 | struct drm_file *file_priv); | |
863 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
864 | struct drm_file *file_priv); | |
865 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
866 | struct drm_file *file_priv); | |
76446cac JB |
867 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
868 | struct drm_file *file_priv); | |
673a394b EA |
869 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
870 | struct drm_file *file_priv); | |
871 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
872 | struct drm_file *file_priv); | |
873 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
874 | struct drm_file *file_priv); | |
875 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, | |
876 | struct drm_file *file_priv); | |
3ef94daa CW |
877 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
878 | struct drm_file *file_priv); | |
673a394b EA |
879 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
880 | struct drm_file *file_priv); | |
881 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
882 | struct drm_file *file_priv); | |
883 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
884 | struct drm_file *file_priv); | |
885 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
886 | struct drm_file *file_priv); | |
5a125c3c EA |
887 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
888 | struct drm_file *file_priv); | |
673a394b | 889 | void i915_gem_load(struct drm_device *dev); |
673a394b EA |
890 | int i915_gem_init_object(struct drm_gem_object *obj); |
891 | void i915_gem_free_object(struct drm_gem_object *obj); | |
892 | int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment); | |
893 | void i915_gem_object_unpin(struct drm_gem_object *obj); | |
0f973f27 | 894 | int i915_gem_object_unbind(struct drm_gem_object *obj); |
d05ca301 | 895 | void i915_gem_release_mmap(struct drm_gem_object *obj); |
673a394b EA |
896 | void i915_gem_lastclose(struct drm_device *dev); |
897 | uint32_t i915_get_gem_seqno(struct drm_device *dev); | |
22be1724 | 898 | bool i915_seqno_passed(uint32_t seq1, uint32_t seq2); |
8c4b8c3f | 899 | int i915_gem_object_get_fence_reg(struct drm_gem_object *obj); |
52dc7d32 | 900 | int i915_gem_object_put_fence_reg(struct drm_gem_object *obj); |
673a394b EA |
901 | void i915_gem_retire_requests(struct drm_device *dev); |
902 | void i915_gem_retire_work_handler(struct work_struct *work); | |
903 | void i915_gem_clflush_object(struct drm_gem_object *obj); | |
79e53945 JB |
904 | int i915_gem_object_set_domain(struct drm_gem_object *obj, |
905 | uint32_t read_domains, | |
906 | uint32_t write_domain); | |
907 | int i915_gem_init_ringbuffer(struct drm_device *dev); | |
908 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); | |
909 | int i915_gem_do_init(struct drm_device *dev, unsigned long start, | |
910 | unsigned long end); | |
5669fcac | 911 | int i915_gem_idle(struct drm_device *dev); |
5a5a0c64 DV |
912 | uint32_t i915_add_request(struct drm_device *dev, struct drm_file *file_priv, |
913 | uint32_t flush_domains); | |
914 | int i915_do_wait_request(struct drm_device *dev, uint32_t seqno, int interruptible); | |
de151cf6 | 915 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
79e53945 JB |
916 | int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj, |
917 | int write); | |
b9241ea3 | 918 | int i915_gem_object_set_to_display_plane(struct drm_gem_object *obj); |
71acb5eb DA |
919 | int i915_gem_attach_phys_object(struct drm_device *dev, |
920 | struct drm_gem_object *obj, int id); | |
921 | void i915_gem_detach_phys_object(struct drm_device *dev, | |
922 | struct drm_gem_object *obj); | |
923 | void i915_gem_free_all_phys_object(struct drm_device *dev); | |
4bdadb97 | 924 | int i915_gem_object_get_pages(struct drm_gem_object *obj, gfp_t gfpmask); |
6911a9b8 | 925 | void i915_gem_object_put_pages(struct drm_gem_object *obj); |
1fd1c624 | 926 | void i915_gem_release(struct drm_device * dev, struct drm_file *file_priv); |
6b95a207 | 927 | void i915_gem_object_flush_write_domain(struct drm_gem_object *obj); |
673a394b | 928 | |
31169714 CW |
929 | void i915_gem_shrinker_init(void); |
930 | void i915_gem_shrinker_exit(void); | |
931 | ||
673a394b EA |
932 | /* i915_gem_tiling.c */ |
933 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); | |
280b713b EA |
934 | void i915_gem_object_do_bit_17_swizzle(struct drm_gem_object *obj); |
935 | void i915_gem_object_save_bit_17_swizzle(struct drm_gem_object *obj); | |
76446cac JB |
936 | bool i915_tiling_ok(struct drm_device *dev, int stride, int size, |
937 | int tiling_mode); | |
f590d279 OA |
938 | bool i915_gem_object_fence_offset_ok(struct drm_gem_object *obj, |
939 | int tiling_mode); | |
673a394b EA |
940 | |
941 | /* i915_gem_debug.c */ | |
942 | void i915_gem_dump_object(struct drm_gem_object *obj, int len, | |
943 | const char *where, uint32_t mark); | |
944 | #if WATCH_INACTIVE | |
945 | void i915_verify_inactive(struct drm_device *dev, char *file, int line); | |
946 | #else | |
947 | #define i915_verify_inactive(dev, file, line) | |
948 | #endif | |
949 | void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle); | |
950 | void i915_gem_dump_object(struct drm_gem_object *obj, int len, | |
951 | const char *where, uint32_t mark); | |
952 | void i915_dump_lru(struct drm_device *dev, const char *where); | |
1da177e4 | 953 | |
2017263e | 954 | /* i915_debugfs.c */ |
27c202ad BG |
955 | int i915_debugfs_init(struct drm_minor *minor); |
956 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
2017263e | 957 | |
317c35d1 JB |
958 | /* i915_suspend.c */ |
959 | extern int i915_save_state(struct drm_device *dev); | |
960 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 JB |
961 | |
962 | /* i915_suspend.c */ | |
963 | extern int i915_save_state(struct drm_device *dev); | |
964 | extern int i915_restore_state(struct drm_device *dev); | |
317c35d1 | 965 | |
65e082c9 | 966 | #ifdef CONFIG_ACPI |
8ee1c3db | 967 | /* i915_opregion.c */ |
74a365b3 | 968 | extern int intel_opregion_init(struct drm_device *dev, int resume); |
3b1c1c11 | 969 | extern void intel_opregion_free(struct drm_device *dev, int suspend); |
8ee1c3db | 970 | extern void opregion_asle_intr(struct drm_device *dev); |
01c66889 | 971 | extern void ironlake_opregion_gse_intr(struct drm_device *dev); |
8ee1c3db | 972 | extern void opregion_enable_asle(struct drm_device *dev); |
65e082c9 | 973 | #else |
03ae61dd | 974 | static inline int intel_opregion_init(struct drm_device *dev, int resume) { return 0; } |
3b1c1c11 | 975 | static inline void intel_opregion_free(struct drm_device *dev, int suspend) { return; } |
65e082c9 | 976 | static inline void opregion_asle_intr(struct drm_device *dev) { return; } |
01c66889 | 977 | static inline void ironlake_opregion_gse_intr(struct drm_device *dev) { return; } |
65e082c9 LB |
978 | static inline void opregion_enable_asle(struct drm_device *dev) { return; } |
979 | #endif | |
8ee1c3db | 980 | |
79e53945 JB |
981 | /* modesetting */ |
982 | extern void intel_modeset_init(struct drm_device *dev); | |
983 | extern void intel_modeset_cleanup(struct drm_device *dev); | |
28d52043 | 984 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
80824003 | 985 | extern void i8xx_disable_fbc(struct drm_device *dev); |
74dff282 | 986 | extern void g4x_disable_fbc(struct drm_device *dev); |
79e53945 | 987 | |
546b0974 EA |
988 | /** |
989 | * Lock test for when it's just for synchronization of ring access. | |
990 | * | |
991 | * In that case, we don't need to do it when GEM is initialized as nobody else | |
992 | * has access to the ring. | |
993 | */ | |
994 | #define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do { \ | |
995 | if (((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == NULL) \ | |
996 | LOCK_TEST_WITH_RETURN(dev, file_priv); \ | |
997 | } while (0) | |
998 | ||
3043c60c EA |
999 | #define I915_READ(reg) readl(dev_priv->regs + (reg)) |
1000 | #define I915_WRITE(reg, val) writel(val, dev_priv->regs + (reg)) | |
1001 | #define I915_READ16(reg) readw(dev_priv->regs + (reg)) | |
1002 | #define I915_WRITE16(reg, val) writel(val, dev_priv->regs + (reg)) | |
1003 | #define I915_READ8(reg) readb(dev_priv->regs + (reg)) | |
1004 | #define I915_WRITE8(reg, val) writeb(val, dev_priv->regs + (reg)) | |
de151cf6 | 1005 | #define I915_WRITE64(reg, val) writeq(val, dev_priv->regs + (reg)) |
049ef7e4 | 1006 | #define I915_READ64(reg) readq(dev_priv->regs + (reg)) |
7d57382e | 1007 | #define POSTING_READ(reg) (void)I915_READ(reg) |
1da177e4 LT |
1008 | |
1009 | #define I915_VERBOSE 0 | |
1010 | ||
0ef82af7 CW |
1011 | #define RING_LOCALS volatile unsigned int *ring_virt__; |
1012 | ||
1013 | #define BEGIN_LP_RING(n) do { \ | |
1014 | int bytes__ = 4*(n); \ | |
1015 | if (I915_VERBOSE) DRM_DEBUG("BEGIN_LP_RING(%d)\n", (n)); \ | |
1016 | /* a wrap must occur between instructions so pad beforehand */ \ | |
1017 | if (unlikely (dev_priv->ring.tail + bytes__ > dev_priv->ring.Size)) \ | |
1018 | i915_wrap_ring(dev); \ | |
1019 | if (unlikely (dev_priv->ring.space < bytes__)) \ | |
1020 | i915_wait_ring(dev, bytes__, __func__); \ | |
1021 | ring_virt__ = (unsigned int *) \ | |
1022 | (dev_priv->ring.virtual_start + dev_priv->ring.tail); \ | |
1023 | dev_priv->ring.tail += bytes__; \ | |
1024 | dev_priv->ring.tail &= dev_priv->ring.Size - 1; \ | |
1025 | dev_priv->ring.space -= bytes__; \ | |
1da177e4 LT |
1026 | } while (0) |
1027 | ||
0ef82af7 | 1028 | #define OUT_RING(n) do { \ |
1da177e4 | 1029 | if (I915_VERBOSE) DRM_DEBUG(" OUT_RING %x\n", (int)(n)); \ |
0ef82af7 | 1030 | *ring_virt__++ = (n); \ |
1da177e4 LT |
1031 | } while (0) |
1032 | ||
1033 | #define ADVANCE_LP_RING() do { \ | |
0ef82af7 CW |
1034 | if (I915_VERBOSE) \ |
1035 | DRM_DEBUG("ADVANCE_LP_RING %x\n", dev_priv->ring.tail); \ | |
1036 | I915_WRITE(PRB0_TAIL, dev_priv->ring.tail); \ | |
1da177e4 LT |
1037 | } while(0) |
1038 | ||
ba8bbcf6 | 1039 | /** |
585fb111 JB |
1040 | * Reads a dword out of the status page, which is written to from the command |
1041 | * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or | |
1042 | * MI_STORE_DATA_IMM. | |
ba8bbcf6 | 1043 | * |
585fb111 | 1044 | * The following dwords have a reserved meaning: |
0cdad7e8 KP |
1045 | * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes. |
1046 | * 0x04: ring 0 head pointer | |
1047 | * 0x05: ring 1 head pointer (915-class) | |
1048 | * 0x06: ring 2 head pointer (915-class) | |
1049 | * 0x10-0x1b: Context status DWords (GM45) | |
1050 | * 0x1f: Last written status offset. (GM45) | |
ba8bbcf6 | 1051 | * |
0cdad7e8 | 1052 | * The area from dword 0x20 to 0x3ff is available for driver usage. |
ba8bbcf6 | 1053 | */ |
585fb111 | 1054 | #define READ_HWSP(dev_priv, reg) (((volatile u32*)(dev_priv->hw_status_page))[reg]) |
0baf823a | 1055 | #define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX) |
0cdad7e8 | 1056 | #define I915_GEM_HWS_INDEX 0x20 |
0baf823a | 1057 | #define I915_BREADCRUMB_INDEX 0x21 |
ba8bbcf6 | 1058 | |
0ef82af7 | 1059 | extern int i915_wrap_ring(struct drm_device * dev); |
585fb111 | 1060 | extern int i915_wait_ring(struct drm_device * dev, int n, const char *caller); |
ba8bbcf6 | 1061 | |
cfdf1fa2 KH |
1062 | #define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info) |
1063 | ||
1064 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) | |
1065 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) | |
1066 | #define IS_I85X(dev) ((dev)->pci_device == 0x3582) | |
1067 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) | |
1068 | #define IS_I8XX(dev) (INTEL_INFO(dev)->is_i8xx) | |
1069 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) | |
1070 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) | |
1071 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) | |
1072 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) | |
1073 | #define IS_I965G(dev) (INTEL_INFO(dev)->is_i965g) | |
1074 | #define IS_I965GM(dev) (INTEL_INFO(dev)->is_i965gm) | |
1075 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) | |
1076 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) | |
1077 | #define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001) | |
1078 | #define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011) | |
1079 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) | |
1080 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
f2b115e6 AJ |
1081 | #define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042) |
1082 | #define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046) | |
cfdf1fa2 KH |
1083 | #define IS_IRONLAKE(dev) (INTEL_INFO(dev)->is_ironlake) |
1084 | #define IS_I9XX(dev) (INTEL_INFO(dev)->is_i9xx) | |
1085 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) | |
ba8bbcf6 | 1086 | |
cfdf1fa2 | 1087 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
ba8bbcf6 | 1088 | |
0f973f27 JB |
1089 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
1090 | * rows, which changed the alignment requirements and fence programming. | |
1091 | */ | |
1092 | #define HAS_128_BYTE_Y_TILING(dev) (IS_I9XX(dev) && !(IS_I915G(dev) || \ | |
1093 | IS_I915GM(dev))) | |
f2b115e6 AJ |
1094 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (IS_I9XX(dev) && !IS_PINEVIEW(dev)) |
1095 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
1096 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
1097 | #define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev)) | |
103a196f | 1098 | #define SUPPORTS_TV(dev) (IS_I9XX(dev) && IS_MOBILE(dev) && \ |
f2b115e6 | 1099 | !IS_IRONLAKE(dev) && !IS_PINEVIEW(dev)) |
cfdf1fa2 | 1100 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) |
7662c8bd | 1101 | /* dsparb controlled by hw only */ |
f2b115e6 | 1102 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) |
b39d50e5 | 1103 | |
f2b115e6 | 1104 | #define HAS_FW_BLC(dev) (IS_I9XX(dev) || IS_G4X(dev) || IS_IRONLAKE(dev)) |
cfdf1fa2 KH |
1105 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) |
1106 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) | |
1107 | #define I915_HAS_RC6(dev) (INTEL_INFO(dev)->has_rc6) | |
652c393a | 1108 | |
ba8bbcf6 | 1109 | #define PRIMARY_RINGBUFFER_SIZE (128*1024) |
0d6aa60b | 1110 | |
1da177e4 | 1111 | #endif |