]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
585fb111 | 33 | #include "i915_reg.h" |
79e53945 | 34 | #include "intel_bios.h" |
0839ccb8 | 35 | #include <linux/io-mapping.h> |
585fb111 | 36 | |
1da177e4 LT |
37 | /* General customization: |
38 | */ | |
39 | ||
40 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
41 | ||
42 | #define DRIVER_NAME "i915" | |
43 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 44 | #define DRIVER_DATE "20080730" |
1da177e4 | 45 | |
317c35d1 JB |
46 | enum pipe { |
47 | PIPE_A = 0, | |
48 | PIPE_B, | |
49 | }; | |
50 | ||
80824003 JB |
51 | enum plane { |
52 | PLANE_A = 0, | |
53 | PLANE_B, | |
54 | }; | |
55 | ||
52440211 KP |
56 | #define I915_NUM_PIPE 2 |
57 | ||
1da177e4 LT |
58 | /* Interface history: |
59 | * | |
60 | * 1.1: Original. | |
0d6aa60b DA |
61 | * 1.2: Add Power Management |
62 | * 1.3: Add vblank support | |
de227f5f | 63 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 64 | * 1.5: Add vblank pipe configuration |
2228ed67 MD |
65 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
66 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
67 | */ |
68 | #define DRIVER_MAJOR 1 | |
2228ed67 | 69 | #define DRIVER_MINOR 6 |
1da177e4 LT |
70 | #define DRIVER_PATCHLEVEL 0 |
71 | ||
673a394b EA |
72 | #define WATCH_COHERENCY 0 |
73 | #define WATCH_BUF 0 | |
74 | #define WATCH_EXEC 0 | |
75 | #define WATCH_LRU 0 | |
76 | #define WATCH_RELOC 0 | |
77 | #define WATCH_INACTIVE 0 | |
78 | #define WATCH_PWRITE 0 | |
79 | ||
71acb5eb DA |
80 | #define I915_GEM_PHYS_CURSOR_0 1 |
81 | #define I915_GEM_PHYS_CURSOR_1 2 | |
82 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
83 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
84 | ||
85 | struct drm_i915_gem_phys_object { | |
86 | int id; | |
87 | struct page **page_list; | |
88 | drm_dma_handle_t *handle; | |
89 | struct drm_gem_object *cur_obj; | |
90 | }; | |
91 | ||
1da177e4 | 92 | typedef struct _drm_i915_ring_buffer { |
1da177e4 LT |
93 | unsigned long Size; |
94 | u8 *virtual_start; | |
95 | int head; | |
96 | int tail; | |
97 | int space; | |
98 | drm_local_map_t map; | |
673a394b | 99 | struct drm_gem_object *ring_obj; |
1da177e4 LT |
100 | } drm_i915_ring_buffer_t; |
101 | ||
102 | struct mem_block { | |
103 | struct mem_block *next; | |
104 | struct mem_block *prev; | |
105 | int start; | |
106 | int size; | |
6c340eac | 107 | struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */ |
1da177e4 LT |
108 | }; |
109 | ||
0a3e67a4 JB |
110 | struct opregion_header; |
111 | struct opregion_acpi; | |
112 | struct opregion_swsci; | |
113 | struct opregion_asle; | |
114 | ||
8ee1c3db MG |
115 | struct intel_opregion { |
116 | struct opregion_header *header; | |
117 | struct opregion_acpi *acpi; | |
118 | struct opregion_swsci *swsci; | |
119 | struct opregion_asle *asle; | |
120 | int enabled; | |
121 | }; | |
122 | ||
7c1c2871 DA |
123 | struct drm_i915_master_private { |
124 | drm_local_map_t *sarea; | |
125 | struct _drm_i915_sarea *sarea_priv; | |
126 | }; | |
de151cf6 JB |
127 | #define I915_FENCE_REG_NONE -1 |
128 | ||
129 | struct drm_i915_fence_reg { | |
130 | struct drm_gem_object *obj; | |
131 | }; | |
7c1c2871 | 132 | |
9b9d172d | 133 | struct sdvo_device_mapping { |
134 | u8 dvo_port; | |
135 | u8 slave_addr; | |
136 | u8 dvo_wiring; | |
137 | u8 initialized; | |
138 | }; | |
139 | ||
63eeaf38 JB |
140 | struct drm_i915_error_state { |
141 | u32 eir; | |
142 | u32 pgtbl_er; | |
143 | u32 pipeastat; | |
144 | u32 pipebstat; | |
145 | u32 ipeir; | |
146 | u32 ipehr; | |
147 | u32 instdone; | |
148 | u32 acthd; | |
149 | u32 instpm; | |
150 | u32 instps; | |
151 | u32 instdone1; | |
152 | u32 seqno; | |
9df30794 | 153 | u64 bbaddr; |
63eeaf38 | 154 | struct timeval time; |
9df30794 CW |
155 | struct drm_i915_error_object { |
156 | int page_count; | |
157 | u32 gtt_offset; | |
158 | u32 *pages[0]; | |
159 | } *ringbuffer, *batchbuffer[2]; | |
160 | struct drm_i915_error_buffer { | |
161 | size_t size; | |
162 | u32 name; | |
163 | u32 seqno; | |
164 | u32 gtt_offset; | |
165 | u32 read_domains; | |
166 | u32 write_domain; | |
167 | u32 fence_reg; | |
168 | s32 pinned:2; | |
169 | u32 tiling:2; | |
170 | u32 dirty:1; | |
171 | u32 purgeable:1; | |
172 | } *active_bo; | |
173 | u32 active_bo_count; | |
63eeaf38 JB |
174 | }; |
175 | ||
e70236a8 JB |
176 | struct drm_i915_display_funcs { |
177 | void (*dpms)(struct drm_crtc *crtc, int mode); | |
178 | bool (*fbc_enabled)(struct drm_crtc *crtc); | |
179 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); | |
180 | void (*disable_fbc)(struct drm_device *dev); | |
181 | int (*get_display_clock_speed)(struct drm_device *dev); | |
182 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
183 | void (*update_wm)(struct drm_device *dev, int planea_clock, | |
184 | int planeb_clock, int sr_hdisplay, int pixel_size); | |
185 | /* clock updates for mode set */ | |
186 | /* cursor updates */ | |
187 | /* render clock increase/decrease */ | |
188 | /* display clock increase/decrease */ | |
189 | /* pll clock increase/decrease */ | |
190 | /* clock gating init */ | |
191 | }; | |
192 | ||
02e792fb DV |
193 | struct intel_overlay; |
194 | ||
cfdf1fa2 KH |
195 | struct intel_device_info { |
196 | u8 is_mobile : 1; | |
197 | u8 is_i8xx : 1; | |
198 | u8 is_i915g : 1; | |
199 | u8 is_i9xx : 1; | |
200 | u8 is_i945gm : 1; | |
201 | u8 is_i965g : 1; | |
202 | u8 is_i965gm : 1; | |
203 | u8 is_g33 : 1; | |
204 | u8 need_gfx_hws : 1; | |
205 | u8 is_g4x : 1; | |
206 | u8 is_pineview : 1; | |
207 | u8 is_ironlake : 1; | |
59f2d0fc | 208 | u8 is_gen6 : 1; |
cfdf1fa2 KH |
209 | u8 has_fbc : 1; |
210 | u8 has_rc6 : 1; | |
211 | u8 has_pipe_cxsr : 1; | |
212 | u8 has_hotplug : 1; | |
b295d1b6 | 213 | u8 cursor_needs_physical : 1; |
cfdf1fa2 KH |
214 | }; |
215 | ||
b5e50c3f JB |
216 | enum no_fbc_reason { |
217 | FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */ | |
218 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
219 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
220 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
221 | FBC_NOT_TILED, /* buffer not tiled */ | |
222 | }; | |
223 | ||
3bad0781 ZW |
224 | enum intel_pch { |
225 | PCH_IBX, /* Ibexpeak PCH */ | |
226 | PCH_CPT, /* Cougarpoint PCH */ | |
227 | }; | |
228 | ||
8be48d92 | 229 | struct intel_fbdev; |
38651674 | 230 | |
1da177e4 | 231 | typedef struct drm_i915_private { |
673a394b EA |
232 | struct drm_device *dev; |
233 | ||
cfdf1fa2 KH |
234 | const struct intel_device_info *info; |
235 | ||
ac5c4e76 DA |
236 | int has_gem; |
237 | ||
3043c60c | 238 | void __iomem *regs; |
1da177e4 | 239 | |
ec2a4c3f | 240 | struct pci_dev *bridge_dev; |
1da177e4 LT |
241 | drm_i915_ring_buffer_t ring; |
242 | ||
9c8da5eb | 243 | drm_dma_handle_t *status_page_dmah; |
1da177e4 | 244 | void *hw_status_page; |
1da177e4 | 245 | dma_addr_t dma_status_page; |
0a3e67a4 | 246 | uint32_t counter; |
dc7a9319 WZ |
247 | unsigned int status_gfx_addr; |
248 | drm_local_map_t hws_map; | |
673a394b | 249 | struct drm_gem_object *hws_obj; |
97f5ab66 | 250 | struct drm_gem_object *pwrctx; |
1da177e4 | 251 | |
d7658989 JB |
252 | struct resource mch_res; |
253 | ||
a6b54f3f | 254 | unsigned int cpp; |
1da177e4 LT |
255 | int back_offset; |
256 | int front_offset; | |
257 | int current_page; | |
258 | int page_flipping; | |
1da177e4 LT |
259 | |
260 | wait_queue_head_t irq_queue; | |
261 | atomic_t irq_received; | |
ed4cb414 EA |
262 | /** Protects user_irq_refcount and irq_mask_reg */ |
263 | spinlock_t user_irq_lock; | |
264 | /** Refcount for i915_user_irq_get() versus i915_user_irq_put(). */ | |
265 | int user_irq_refcount; | |
9d34e5db | 266 | u32 trace_irq_seqno; |
ed4cb414 EA |
267 | /** Cached value of IMR to avoid reads in updating the bitfield */ |
268 | u32 irq_mask_reg; | |
7c463586 | 269 | u32 pipestat[2]; |
f2b115e6 | 270 | /** splitted irq regs for graphics and display engine on Ironlake, |
036a4a7d ZW |
271 | irq_mask_reg is still used for display irq. */ |
272 | u32 gt_irq_mask_reg; | |
273 | u32 gt_irq_enable_reg; | |
274 | u32 de_irq_enable_reg; | |
c650156a ZW |
275 | u32 pch_irq_mask_reg; |
276 | u32 pch_irq_enable_reg; | |
1da177e4 | 277 | |
5ca58282 JB |
278 | u32 hotplug_supported_mask; |
279 | struct work_struct hotplug_work; | |
280 | ||
1da177e4 LT |
281 | int tex_lru_log_granularity; |
282 | int allow_batchbuffer; | |
283 | struct mem_block *agp_heap; | |
0d6aa60b | 284 | unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds; |
702880f2 | 285 | int vblank_pipe; |
a6b54f3f | 286 | |
f65d9421 BG |
287 | /* For hangcheck timer */ |
288 | #define DRM_I915_HANGCHECK_PERIOD 75 /* in jiffies */ | |
289 | struct timer_list hangcheck_timer; | |
290 | int hangcheck_count; | |
291 | uint32_t last_acthd; | |
292 | ||
79e53945 JB |
293 | struct drm_mm vram; |
294 | ||
80824003 JB |
295 | unsigned long cfb_size; |
296 | unsigned long cfb_pitch; | |
297 | int cfb_fence; | |
298 | int cfb_plane; | |
299 | ||
79e53945 JB |
300 | int irq_enabled; |
301 | ||
8ee1c3db MG |
302 | struct intel_opregion opregion; |
303 | ||
02e792fb DV |
304 | /* overlay */ |
305 | struct intel_overlay *overlay; | |
306 | ||
79e53945 JB |
307 | /* LVDS info */ |
308 | int backlight_duty_cycle; /* restore backlight to this value */ | |
309 | bool panel_wants_dither; | |
310 | struct drm_display_mode *panel_fixed_mode; | |
88631706 ML |
311 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ |
312 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
79e53945 JB |
313 | |
314 | /* Feature bits from the VBIOS */ | |
95281e35 HE |
315 | unsigned int int_tv_support:1; |
316 | unsigned int lvds_dither:1; | |
317 | unsigned int lvds_vbt:1; | |
318 | unsigned int int_crt_support:1; | |
43565a06 | 319 | unsigned int lvds_use_ssc:1; |
32f9d658 | 320 | unsigned int edp_support:1; |
43565a06 | 321 | int lvds_ssc_freq; |
500a8cc4 | 322 | int edp_bpp; |
79e53945 | 323 | |
c1c7af60 JB |
324 | struct notifier_block lid_notifier; |
325 | ||
29874f44 | 326 | int crt_ddc_bus; /* 0 = unknown, else GPIO to use for CRT DDC */ |
de151cf6 JB |
327 | struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */ |
328 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
329 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
330 | ||
7662c8bd SL |
331 | unsigned int fsb_freq, mem_freq; |
332 | ||
63eeaf38 JB |
333 | spinlock_t error_lock; |
334 | struct drm_i915_error_state *first_error; | |
8a905236 | 335 | struct work_struct error_work; |
9c9fe1f8 | 336 | struct workqueue_struct *wq; |
63eeaf38 | 337 | |
e70236a8 JB |
338 | /* Display functions */ |
339 | struct drm_i915_display_funcs display; | |
340 | ||
3bad0781 ZW |
341 | /* PCH chipset type */ |
342 | enum intel_pch pch_type; | |
343 | ||
ba8bbcf6 | 344 | /* Register state */ |
c9354c85 | 345 | bool modeset_on_lid; |
ba8bbcf6 JB |
346 | u8 saveLBB; |
347 | u32 saveDSPACNTR; | |
348 | u32 saveDSPBCNTR; | |
e948e994 | 349 | u32 saveDSPARB; |
461cba2d | 350 | u32 saveHWS; |
ba8bbcf6 JB |
351 | u32 savePIPEACONF; |
352 | u32 savePIPEBCONF; | |
353 | u32 savePIPEASRC; | |
354 | u32 savePIPEBSRC; | |
355 | u32 saveFPA0; | |
356 | u32 saveFPA1; | |
357 | u32 saveDPLL_A; | |
358 | u32 saveDPLL_A_MD; | |
359 | u32 saveHTOTAL_A; | |
360 | u32 saveHBLANK_A; | |
361 | u32 saveHSYNC_A; | |
362 | u32 saveVTOTAL_A; | |
363 | u32 saveVBLANK_A; | |
364 | u32 saveVSYNC_A; | |
365 | u32 saveBCLRPAT_A; | |
5586c8bc | 366 | u32 saveTRANSACONF; |
42048781 ZW |
367 | u32 saveTRANS_HTOTAL_A; |
368 | u32 saveTRANS_HBLANK_A; | |
369 | u32 saveTRANS_HSYNC_A; | |
370 | u32 saveTRANS_VTOTAL_A; | |
371 | u32 saveTRANS_VBLANK_A; | |
372 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 373 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
374 | u32 saveDSPASTRIDE; |
375 | u32 saveDSPASIZE; | |
376 | u32 saveDSPAPOS; | |
585fb111 | 377 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
378 | u32 saveDSPASURF; |
379 | u32 saveDSPATILEOFF; | |
380 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 381 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
382 | u32 saveBLC_PWM_CTL; |
383 | u32 saveBLC_PWM_CTL2; | |
42048781 ZW |
384 | u32 saveBLC_CPU_PWM_CTL; |
385 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
386 | u32 saveFPB0; |
387 | u32 saveFPB1; | |
388 | u32 saveDPLL_B; | |
389 | u32 saveDPLL_B_MD; | |
390 | u32 saveHTOTAL_B; | |
391 | u32 saveHBLANK_B; | |
392 | u32 saveHSYNC_B; | |
393 | u32 saveVTOTAL_B; | |
394 | u32 saveVBLANK_B; | |
395 | u32 saveVSYNC_B; | |
396 | u32 saveBCLRPAT_B; | |
5586c8bc | 397 | u32 saveTRANSBCONF; |
42048781 ZW |
398 | u32 saveTRANS_HTOTAL_B; |
399 | u32 saveTRANS_HBLANK_B; | |
400 | u32 saveTRANS_HSYNC_B; | |
401 | u32 saveTRANS_VTOTAL_B; | |
402 | u32 saveTRANS_VBLANK_B; | |
403 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 404 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
405 | u32 saveDSPBSTRIDE; |
406 | u32 saveDSPBSIZE; | |
407 | u32 saveDSPBPOS; | |
585fb111 | 408 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
409 | u32 saveDSPBSURF; |
410 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
411 | u32 saveVGA0; |
412 | u32 saveVGA1; | |
413 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
414 | u32 saveVGACNTRL; |
415 | u32 saveADPA; | |
416 | u32 saveLVDS; | |
585fb111 JB |
417 | u32 savePP_ON_DELAYS; |
418 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
419 | u32 saveDVOA; |
420 | u32 saveDVOB; | |
421 | u32 saveDVOC; | |
422 | u32 savePP_ON; | |
423 | u32 savePP_OFF; | |
424 | u32 savePP_CONTROL; | |
585fb111 | 425 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
426 | u32 savePFIT_CONTROL; |
427 | u32 save_palette_a[256]; | |
428 | u32 save_palette_b[256]; | |
06027f91 | 429 | u32 saveDPFC_CB_BASE; |
ba8bbcf6 JB |
430 | u32 saveFBC_CFB_BASE; |
431 | u32 saveFBC_LL_BASE; | |
432 | u32 saveFBC_CONTROL; | |
433 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
434 | u32 saveIER; |
435 | u32 saveIIR; | |
436 | u32 saveIMR; | |
42048781 ZW |
437 | u32 saveDEIER; |
438 | u32 saveDEIMR; | |
439 | u32 saveGTIER; | |
440 | u32 saveGTIMR; | |
441 | u32 saveFDI_RXA_IMR; | |
442 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 443 | u32 saveCACHE_MODE_0; |
1f84e550 | 444 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
445 | u32 saveSWF0[16]; |
446 | u32 saveSWF1[16]; | |
447 | u32 saveSWF2[3]; | |
448 | u8 saveMSR; | |
449 | u8 saveSR[8]; | |
123f794f | 450 | u8 saveGR[25]; |
ba8bbcf6 | 451 | u8 saveAR_INDEX; |
a59e122a | 452 | u8 saveAR[21]; |
ba8bbcf6 | 453 | u8 saveDACMASK; |
a59e122a | 454 | u8 saveCR[37]; |
79f11c19 | 455 | uint64_t saveFENCE[16]; |
1fd1c624 EA |
456 | u32 saveCURACNTR; |
457 | u32 saveCURAPOS; | |
458 | u32 saveCURABASE; | |
459 | u32 saveCURBCNTR; | |
460 | u32 saveCURBPOS; | |
461 | u32 saveCURBBASE; | |
462 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
463 | u32 saveDP_B; |
464 | u32 saveDP_C; | |
465 | u32 saveDP_D; | |
466 | u32 savePIPEA_GMCH_DATA_M; | |
467 | u32 savePIPEB_GMCH_DATA_M; | |
468 | u32 savePIPEA_GMCH_DATA_N; | |
469 | u32 savePIPEB_GMCH_DATA_N; | |
470 | u32 savePIPEA_DP_LINK_M; | |
471 | u32 savePIPEB_DP_LINK_M; | |
472 | u32 savePIPEA_DP_LINK_N; | |
473 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
474 | u32 saveFDI_RXA_CTL; |
475 | u32 saveFDI_TXA_CTL; | |
476 | u32 saveFDI_RXB_CTL; | |
477 | u32 saveFDI_TXB_CTL; | |
478 | u32 savePFA_CTL_1; | |
479 | u32 savePFB_CTL_1; | |
480 | u32 savePFA_WIN_SZ; | |
481 | u32 savePFB_WIN_SZ; | |
482 | u32 savePFA_WIN_POS; | |
483 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
484 | u32 savePCH_DREF_CONTROL; |
485 | u32 saveDISP_ARB_CTL; | |
486 | u32 savePIPEA_DATA_M1; | |
487 | u32 savePIPEA_DATA_N1; | |
488 | u32 savePIPEA_LINK_M1; | |
489 | u32 savePIPEA_LINK_N1; | |
490 | u32 savePIPEB_DATA_M1; | |
491 | u32 savePIPEB_DATA_N1; | |
492 | u32 savePIPEB_LINK_M1; | |
493 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 494 | u32 saveMCHBAR_RENDER_STANDBY; |
673a394b EA |
495 | |
496 | struct { | |
497 | struct drm_mm gtt_space; | |
498 | ||
0839ccb8 | 499 | struct io_mapping *gtt_mapping; |
ab657db1 | 500 | int gtt_mtrr; |
0839ccb8 | 501 | |
31169714 CW |
502 | /** |
503 | * Membership on list of all loaded devices, used to evict | |
504 | * inactive buffers under memory pressure. | |
505 | * | |
506 | * Modifications should only be done whilst holding the | |
507 | * shrink_list_lock spinlock. | |
508 | */ | |
509 | struct list_head shrink_list; | |
510 | ||
673a394b EA |
511 | /** |
512 | * List of objects currently involved in rendering from the | |
513 | * ringbuffer. | |
514 | * | |
ce44b0ea EA |
515 | * Includes buffers having the contents of their GPU caches |
516 | * flushed, not necessarily primitives. last_rendering_seqno | |
517 | * represents when the rendering involved will be completed. | |
518 | * | |
673a394b EA |
519 | * A reference is held on the buffer while on this list. |
520 | */ | |
5e118f41 | 521 | spinlock_t active_list_lock; |
673a394b EA |
522 | struct list_head active_list; |
523 | ||
524 | /** | |
525 | * List of objects which are not in the ringbuffer but which | |
526 | * still have a write_domain which needs to be flushed before | |
527 | * unbinding. | |
528 | * | |
ce44b0ea EA |
529 | * last_rendering_seqno is 0 while an object is in this list. |
530 | * | |
673a394b EA |
531 | * A reference is held on the buffer while on this list. |
532 | */ | |
533 | struct list_head flushing_list; | |
534 | ||
99fcb766 DV |
535 | /** |
536 | * List of objects currently pending a GPU write flush. | |
537 | * | |
538 | * All elements on this list will belong to either the | |
539 | * active_list or flushing_list, last_rendering_seqno can | |
540 | * be used to differentiate between the two elements. | |
541 | */ | |
542 | struct list_head gpu_write_list; | |
543 | ||
673a394b EA |
544 | /** |
545 | * LRU list of objects which are not in the ringbuffer and | |
546 | * are ready to unbind, but are still in the GTT. | |
547 | * | |
ce44b0ea EA |
548 | * last_rendering_seqno is 0 while an object is in this list. |
549 | * | |
673a394b EA |
550 | * A reference is not held on the buffer while on this list, |
551 | * as merely being GTT-bound shouldn't prevent its being | |
552 | * freed, and we'll pull it off the list in the free path. | |
553 | */ | |
554 | struct list_head inactive_list; | |
555 | ||
a09ba7fa EA |
556 | /** LRU list of objects with fence regs on them. */ |
557 | struct list_head fence_list; | |
558 | ||
673a394b EA |
559 | /** |
560 | * List of breadcrumbs associated with GPU requests currently | |
561 | * outstanding. | |
562 | */ | |
563 | struct list_head request_list; | |
564 | ||
565 | /** | |
566 | * We leave the user IRQ off as much as possible, | |
567 | * but this means that requests will finish and never | |
568 | * be retired once the system goes idle. Set a timer to | |
569 | * fire periodically while the ring is running. When it | |
570 | * fires, go retire requests. | |
571 | */ | |
572 | struct delayed_work retire_work; | |
573 | ||
574 | uint32_t next_gem_seqno; | |
575 | ||
576 | /** | |
577 | * Waiting sequence number, if any | |
578 | */ | |
579 | uint32_t waiting_gem_seqno; | |
580 | ||
581 | /** | |
582 | * Last seq seen at irq time | |
583 | */ | |
584 | uint32_t irq_gem_seqno; | |
585 | ||
586 | /** | |
587 | * Flag if the X Server, and thus DRM, is not currently in | |
588 | * control of the device. | |
589 | * | |
590 | * This is set between LeaveVT and EnterVT. It needs to be | |
591 | * replaced with a semaphore. It also needs to be | |
592 | * transitioned away from for kernel modesetting. | |
593 | */ | |
594 | int suspended; | |
595 | ||
596 | /** | |
597 | * Flag if the hardware appears to be wedged. | |
598 | * | |
599 | * This is set when attempts to idle the device timeout. | |
600 | * It prevents command submission from occuring and makes | |
601 | * every pending request fail | |
602 | */ | |
ba1234d1 | 603 | atomic_t wedged; |
673a394b EA |
604 | |
605 | /** Bit 6 swizzling required for X tiling */ | |
606 | uint32_t bit_6_swizzle_x; | |
607 | /** Bit 6 swizzling required for Y tiling */ | |
608 | uint32_t bit_6_swizzle_y; | |
71acb5eb DA |
609 | |
610 | /* storage for physical objects */ | |
611 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
673a394b | 612 | } mm; |
9b9d172d | 613 | struct sdvo_device_mapping sdvo_mappings[2]; |
a3e17eb8 ZY |
614 | /* indicate whether the LVDS_BORDER should be enabled or not */ |
615 | unsigned int lvds_border_bits; | |
652c393a | 616 | |
6b95a207 KH |
617 | struct drm_crtc *plane_to_crtc_mapping[2]; |
618 | struct drm_crtc *pipe_to_crtc_mapping[2]; | |
619 | wait_queue_head_t pending_flip_queue; | |
620 | ||
652c393a JB |
621 | /* Reclocking support */ |
622 | bool render_reclock_avail; | |
623 | bool lvds_downclock_avail; | |
bfac4d67 ZY |
624 | /* indicate whether the LVDS EDID is OK */ |
625 | bool lvds_edid_good; | |
18f9ed12 ZY |
626 | /* indicates the reduced downclock for LVDS*/ |
627 | int lvds_downclock; | |
652c393a JB |
628 | struct work_struct idle_work; |
629 | struct timer_list idle_timer; | |
630 | bool busy; | |
631 | u16 orig_clock; | |
6363ee6f ZY |
632 | int child_dev_num; |
633 | struct child_device_config *child_dev; | |
a2565377 | 634 | struct drm_connector *int_lvds_connector; |
f97108d1 | 635 | |
c4804411 | 636 | bool mchbar_need_disable; |
f97108d1 JB |
637 | |
638 | u8 cur_delay; | |
639 | u8 min_delay; | |
640 | u8 max_delay; | |
b5e50c3f JB |
641 | |
642 | enum no_fbc_reason no_fbc_reason; | |
38651674 | 643 | |
8be48d92 DA |
644 | /* list of fbdev register on this device */ |
645 | struct intel_fbdev *fbdev; | |
1da177e4 LT |
646 | } drm_i915_private_t; |
647 | ||
673a394b EA |
648 | /** driver private structure attached to each drm_gem_object */ |
649 | struct drm_i915_gem_object { | |
650 | struct drm_gem_object *obj; | |
651 | ||
652 | /** Current space allocated to this object in the GTT, if any. */ | |
653 | struct drm_mm_node *gtt_space; | |
654 | ||
655 | /** This object's place on the active/flushing/inactive lists */ | |
656 | struct list_head list; | |
99fcb766 DV |
657 | /** This object's place on GPU write list */ |
658 | struct list_head gpu_write_list; | |
673a394b | 659 | |
a09ba7fa EA |
660 | /** This object's place on the fenced object LRU */ |
661 | struct list_head fence_list; | |
662 | ||
673a394b EA |
663 | /** |
664 | * This is set if the object is on the active or flushing lists | |
665 | * (has pending rendering), and is not set if it's on inactive (ready | |
666 | * to be unbound). | |
667 | */ | |
668 | int active; | |
669 | ||
670 | /** | |
671 | * This is set if the object has been written to since last bound | |
672 | * to the GTT | |
673 | */ | |
674 | int dirty; | |
675 | ||
676 | /** AGP memory structure for our GTT binding. */ | |
677 | DRM_AGP_MEM *agp_mem; | |
678 | ||
856fa198 EA |
679 | struct page **pages; |
680 | int pages_refcount; | |
673a394b EA |
681 | |
682 | /** | |
683 | * Current offset of the object in GTT space. | |
684 | * | |
685 | * This is the same as gtt_space->start | |
686 | */ | |
687 | uint32_t gtt_offset; | |
e67b8ce1 | 688 | |
de151cf6 JB |
689 | /** |
690 | * Fake offset for use by mmap(2) | |
691 | */ | |
692 | uint64_t mmap_offset; | |
693 | ||
694 | /** | |
695 | * Fence register bits (if any) for this object. Will be set | |
696 | * as needed when mapped into the GTT. | |
697 | * Protected by dev->struct_mutex. | |
698 | */ | |
699 | int fence_reg; | |
673a394b | 700 | |
673a394b EA |
701 | /** How many users have pinned this object in GTT space */ |
702 | int pin_count; | |
703 | ||
704 | /** Breadcrumb of last rendering to the buffer. */ | |
705 | uint32_t last_rendering_seqno; | |
706 | ||
707 | /** Current tiling mode for the object. */ | |
708 | uint32_t tiling_mode; | |
de151cf6 | 709 | uint32_t stride; |
673a394b | 710 | |
280b713b EA |
711 | /** Record of address bit 17 of each page at last unbind. */ |
712 | long *bit_17; | |
713 | ||
ba1eb1d8 KP |
714 | /** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */ |
715 | uint32_t agp_type; | |
716 | ||
673a394b | 717 | /** |
e47c68e9 EA |
718 | * If present, while GEM_DOMAIN_CPU is in the read domain this array |
719 | * flags which individual pages are valid. | |
673a394b EA |
720 | */ |
721 | uint8_t *page_cpu_valid; | |
79e53945 JB |
722 | |
723 | /** User space pin count and filp owning the pin */ | |
724 | uint32_t user_pin_count; | |
725 | struct drm_file *pin_filp; | |
71acb5eb DA |
726 | |
727 | /** for phy allocated objects */ | |
728 | struct drm_i915_gem_phys_object *phys_obj; | |
b70d11da KH |
729 | |
730 | /** | |
731 | * Used for checking the object doesn't appear more than once | |
732 | * in an execbuffer object list. | |
733 | */ | |
734 | int in_execbuffer; | |
3ef94daa CW |
735 | |
736 | /** | |
737 | * Advice: are the backing pages purgeable? | |
738 | */ | |
739 | int madv; | |
6b95a207 KH |
740 | |
741 | /** | |
742 | * Number of crtcs where this object is currently the fb, but | |
743 | * will be page flipped away on the next vblank. When it | |
744 | * reaches 0, dev_priv->pending_flip_queue will be woken up. | |
745 | */ | |
746 | atomic_t pending_flip; | |
673a394b EA |
747 | }; |
748 | ||
23010e43 DV |
749 | #define to_intel_bo(x) ((struct drm_i915_gem_object *) (x)->driver_private) |
750 | ||
673a394b EA |
751 | /** |
752 | * Request queue structure. | |
753 | * | |
754 | * The request queue allows us to note sequence numbers that have been emitted | |
755 | * and may be associated with active buffers to be retired. | |
756 | * | |
757 | * By keeping this list, we can avoid having to do questionable | |
758 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
759 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
760 | */ | |
761 | struct drm_i915_gem_request { | |
762 | /** GEM sequence number associated with this request. */ | |
763 | uint32_t seqno; | |
764 | ||
765 | /** Time at which this request was emitted, in jiffies. */ | |
766 | unsigned long emitted_jiffies; | |
767 | ||
b962442e | 768 | /** global list entry for this request */ |
673a394b | 769 | struct list_head list; |
b962442e EA |
770 | |
771 | /** file_priv list entry for this request */ | |
772 | struct list_head client_list; | |
673a394b EA |
773 | }; |
774 | ||
775 | struct drm_i915_file_private { | |
776 | struct { | |
b962442e | 777 | struct list_head request_list; |
673a394b EA |
778 | } mm; |
779 | }; | |
780 | ||
79e53945 JB |
781 | enum intel_chip_family { |
782 | CHIP_I8XX = 0x01, | |
783 | CHIP_I9XX = 0x02, | |
784 | CHIP_I915 = 0x04, | |
785 | CHIP_I965 = 0x08, | |
786 | }; | |
787 | ||
c153f45f | 788 | extern struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 789 | extern int i915_max_ioctl; |
79e53945 | 790 | extern unsigned int i915_fbpercrtc; |
652c393a | 791 | extern unsigned int i915_powersave; |
33814341 | 792 | extern unsigned int i915_lvds_downclock; |
b3a83639 | 793 | |
6a9ee8af DA |
794 | extern int i915_suspend(struct drm_device *dev, pm_message_t state); |
795 | extern int i915_resume(struct drm_device *dev); | |
1341d655 BG |
796 | extern void i915_save_display(struct drm_device *dev); |
797 | extern void i915_restore_display(struct drm_device *dev); | |
7c1c2871 DA |
798 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
799 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
800 | ||
1da177e4 | 801 | /* i915_dma.c */ |
84b1fd10 | 802 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 803 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 804 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 805 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 806 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
807 | extern void i915_driver_preclose(struct drm_device *dev, |
808 | struct drm_file *file_priv); | |
673a394b EA |
809 | extern void i915_driver_postclose(struct drm_device *dev, |
810 | struct drm_file *file_priv); | |
84b1fd10 | 811 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
0d6aa60b DA |
812 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
813 | unsigned long arg); | |
673a394b | 814 | extern int i915_emit_box(struct drm_device *dev, |
201361a5 | 815 | struct drm_clip_rect *boxes, |
673a394b | 816 | int i, int DR1, int DR4); |
11ed50ec | 817 | extern int i965_reset(struct drm_device *dev, u8 flags); |
af6061af | 818 | |
1da177e4 | 819 | /* i915_irq.c */ |
f65d9421 | 820 | void i915_hangcheck_elapsed(unsigned long data); |
9df30794 | 821 | void i915_destroy_error_state(struct drm_device *dev); |
c153f45f EA |
822 | extern int i915_irq_emit(struct drm_device *dev, void *data, |
823 | struct drm_file *file_priv); | |
824 | extern int i915_irq_wait(struct drm_device *dev, void *data, | |
825 | struct drm_file *file_priv); | |
673a394b | 826 | void i915_user_irq_get(struct drm_device *dev); |
9d34e5db | 827 | void i915_trace_irq_get(struct drm_device *dev, u32 seqno); |
673a394b | 828 | void i915_user_irq_put(struct drm_device *dev); |
79e53945 | 829 | extern void i915_enable_interrupt (struct drm_device *dev); |
1da177e4 LT |
830 | |
831 | extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS); | |
84b1fd10 | 832 | extern void i915_driver_irq_preinstall(struct drm_device * dev); |
0a3e67a4 | 833 | extern int i915_driver_irq_postinstall(struct drm_device *dev); |
84b1fd10 | 834 | extern void i915_driver_irq_uninstall(struct drm_device * dev); |
c153f45f EA |
835 | extern int i915_vblank_pipe_set(struct drm_device *dev, void *data, |
836 | struct drm_file *file_priv); | |
837 | extern int i915_vblank_pipe_get(struct drm_device *dev, void *data, | |
838 | struct drm_file *file_priv); | |
0a3e67a4 JB |
839 | extern int i915_enable_vblank(struct drm_device *dev, int crtc); |
840 | extern void i915_disable_vblank(struct drm_device *dev, int crtc); | |
841 | extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc); | |
9880b7a5 | 842 | extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc); |
c153f45f EA |
843 | extern int i915_vblank_swap(struct drm_device *dev, void *data, |
844 | struct drm_file *file_priv); | |
8ee1c3db | 845 | extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask); |
1da177e4 | 846 | |
7c463586 KP |
847 | void |
848 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
849 | ||
850 | void | |
851 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
852 | ||
01c66889 ZY |
853 | void intel_enable_asle (struct drm_device *dev); |
854 | ||
7c463586 | 855 | |
1da177e4 | 856 | /* i915_mem.c */ |
c153f45f EA |
857 | extern int i915_mem_alloc(struct drm_device *dev, void *data, |
858 | struct drm_file *file_priv); | |
859 | extern int i915_mem_free(struct drm_device *dev, void *data, | |
860 | struct drm_file *file_priv); | |
861 | extern int i915_mem_init_heap(struct drm_device *dev, void *data, | |
862 | struct drm_file *file_priv); | |
863 | extern int i915_mem_destroy_heap(struct drm_device *dev, void *data, | |
864 | struct drm_file *file_priv); | |
1da177e4 | 865 | extern void i915_mem_takedown(struct mem_block **heap); |
84b1fd10 | 866 | extern void i915_mem_release(struct drm_device * dev, |
6c340eac | 867 | struct drm_file *file_priv, struct mem_block *heap); |
673a394b EA |
868 | /* i915_gem.c */ |
869 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
870 | struct drm_file *file_priv); | |
871 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
872 | struct drm_file *file_priv); | |
873 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
874 | struct drm_file *file_priv); | |
875 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
876 | struct drm_file *file_priv); | |
877 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
878 | struct drm_file *file_priv); | |
de151cf6 JB |
879 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
880 | struct drm_file *file_priv); | |
673a394b EA |
881 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
882 | struct drm_file *file_priv); | |
883 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
884 | struct drm_file *file_priv); | |
885 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
886 | struct drm_file *file_priv); | |
76446cac JB |
887 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
888 | struct drm_file *file_priv); | |
673a394b EA |
889 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
890 | struct drm_file *file_priv); | |
891 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
892 | struct drm_file *file_priv); | |
893 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
894 | struct drm_file *file_priv); | |
895 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, | |
896 | struct drm_file *file_priv); | |
3ef94daa CW |
897 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
898 | struct drm_file *file_priv); | |
673a394b EA |
899 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
900 | struct drm_file *file_priv); | |
901 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
902 | struct drm_file *file_priv); | |
903 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
904 | struct drm_file *file_priv); | |
905 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
906 | struct drm_file *file_priv); | |
5a125c3c EA |
907 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
908 | struct drm_file *file_priv); | |
673a394b | 909 | void i915_gem_load(struct drm_device *dev); |
673a394b EA |
910 | int i915_gem_init_object(struct drm_gem_object *obj); |
911 | void i915_gem_free_object(struct drm_gem_object *obj); | |
912 | int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment); | |
913 | void i915_gem_object_unpin(struct drm_gem_object *obj); | |
0f973f27 | 914 | int i915_gem_object_unbind(struct drm_gem_object *obj); |
d05ca301 | 915 | void i915_gem_release_mmap(struct drm_gem_object *obj); |
673a394b EA |
916 | void i915_gem_lastclose(struct drm_device *dev); |
917 | uint32_t i915_get_gem_seqno(struct drm_device *dev); | |
22be1724 | 918 | bool i915_seqno_passed(uint32_t seq1, uint32_t seq2); |
8c4b8c3f | 919 | int i915_gem_object_get_fence_reg(struct drm_gem_object *obj); |
52dc7d32 | 920 | int i915_gem_object_put_fence_reg(struct drm_gem_object *obj); |
673a394b EA |
921 | void i915_gem_retire_requests(struct drm_device *dev); |
922 | void i915_gem_retire_work_handler(struct work_struct *work); | |
923 | void i915_gem_clflush_object(struct drm_gem_object *obj); | |
79e53945 JB |
924 | int i915_gem_object_set_domain(struct drm_gem_object *obj, |
925 | uint32_t read_domains, | |
926 | uint32_t write_domain); | |
927 | int i915_gem_init_ringbuffer(struct drm_device *dev); | |
928 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); | |
929 | int i915_gem_do_init(struct drm_device *dev, unsigned long start, | |
930 | unsigned long end); | |
5669fcac | 931 | int i915_gem_idle(struct drm_device *dev); |
5a5a0c64 DV |
932 | uint32_t i915_add_request(struct drm_device *dev, struct drm_file *file_priv, |
933 | uint32_t flush_domains); | |
934 | int i915_do_wait_request(struct drm_device *dev, uint32_t seqno, int interruptible); | |
de151cf6 | 935 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
79e53945 JB |
936 | int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj, |
937 | int write); | |
b9241ea3 | 938 | int i915_gem_object_set_to_display_plane(struct drm_gem_object *obj); |
71acb5eb DA |
939 | int i915_gem_attach_phys_object(struct drm_device *dev, |
940 | struct drm_gem_object *obj, int id); | |
941 | void i915_gem_detach_phys_object(struct drm_device *dev, | |
942 | struct drm_gem_object *obj); | |
943 | void i915_gem_free_all_phys_object(struct drm_device *dev); | |
4bdadb97 | 944 | int i915_gem_object_get_pages(struct drm_gem_object *obj, gfp_t gfpmask); |
6911a9b8 | 945 | void i915_gem_object_put_pages(struct drm_gem_object *obj); |
1fd1c624 | 946 | void i915_gem_release(struct drm_device * dev, struct drm_file *file_priv); |
6b95a207 | 947 | void i915_gem_object_flush_write_domain(struct drm_gem_object *obj); |
673a394b | 948 | |
31169714 CW |
949 | void i915_gem_shrinker_init(void); |
950 | void i915_gem_shrinker_exit(void); | |
951 | ||
673a394b EA |
952 | /* i915_gem_tiling.c */ |
953 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); | |
280b713b EA |
954 | void i915_gem_object_do_bit_17_swizzle(struct drm_gem_object *obj); |
955 | void i915_gem_object_save_bit_17_swizzle(struct drm_gem_object *obj); | |
76446cac JB |
956 | bool i915_tiling_ok(struct drm_device *dev, int stride, int size, |
957 | int tiling_mode); | |
f590d279 OA |
958 | bool i915_gem_object_fence_offset_ok(struct drm_gem_object *obj, |
959 | int tiling_mode); | |
673a394b EA |
960 | |
961 | /* i915_gem_debug.c */ | |
962 | void i915_gem_dump_object(struct drm_gem_object *obj, int len, | |
963 | const char *where, uint32_t mark); | |
964 | #if WATCH_INACTIVE | |
965 | void i915_verify_inactive(struct drm_device *dev, char *file, int line); | |
966 | #else | |
967 | #define i915_verify_inactive(dev, file, line) | |
968 | #endif | |
969 | void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle); | |
970 | void i915_gem_dump_object(struct drm_gem_object *obj, int len, | |
971 | const char *where, uint32_t mark); | |
972 | void i915_dump_lru(struct drm_device *dev, const char *where); | |
1da177e4 | 973 | |
2017263e | 974 | /* i915_debugfs.c */ |
27c202ad BG |
975 | int i915_debugfs_init(struct drm_minor *minor); |
976 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
2017263e | 977 | |
317c35d1 JB |
978 | /* i915_suspend.c */ |
979 | extern int i915_save_state(struct drm_device *dev); | |
980 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 JB |
981 | |
982 | /* i915_suspend.c */ | |
983 | extern int i915_save_state(struct drm_device *dev); | |
984 | extern int i915_restore_state(struct drm_device *dev); | |
317c35d1 | 985 | |
65e082c9 | 986 | #ifdef CONFIG_ACPI |
8ee1c3db | 987 | /* i915_opregion.c */ |
74a365b3 | 988 | extern int intel_opregion_init(struct drm_device *dev, int resume); |
3b1c1c11 | 989 | extern void intel_opregion_free(struct drm_device *dev, int suspend); |
8ee1c3db | 990 | extern void opregion_asle_intr(struct drm_device *dev); |
01c66889 | 991 | extern void ironlake_opregion_gse_intr(struct drm_device *dev); |
8ee1c3db | 992 | extern void opregion_enable_asle(struct drm_device *dev); |
65e082c9 | 993 | #else |
03ae61dd | 994 | static inline int intel_opregion_init(struct drm_device *dev, int resume) { return 0; } |
3b1c1c11 | 995 | static inline void intel_opregion_free(struct drm_device *dev, int suspend) { return; } |
65e082c9 | 996 | static inline void opregion_asle_intr(struct drm_device *dev) { return; } |
01c66889 | 997 | static inline void ironlake_opregion_gse_intr(struct drm_device *dev) { return; } |
65e082c9 LB |
998 | static inline void opregion_enable_asle(struct drm_device *dev) { return; } |
999 | #endif | |
8ee1c3db | 1000 | |
79e53945 JB |
1001 | /* modesetting */ |
1002 | extern void intel_modeset_init(struct drm_device *dev); | |
1003 | extern void intel_modeset_cleanup(struct drm_device *dev); | |
28d52043 | 1004 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
80824003 | 1005 | extern void i8xx_disable_fbc(struct drm_device *dev); |
74dff282 | 1006 | extern void g4x_disable_fbc(struct drm_device *dev); |
79e53945 | 1007 | |
3bad0781 | 1008 | extern void intel_detect_pch (struct drm_device *dev); |
e3421a18 | 1009 | extern int intel_trans_dp_port_sel (struct drm_crtc *crtc); |
3bad0781 | 1010 | |
546b0974 EA |
1011 | /** |
1012 | * Lock test for when it's just for synchronization of ring access. | |
1013 | * | |
1014 | * In that case, we don't need to do it when GEM is initialized as nobody else | |
1015 | * has access to the ring. | |
1016 | */ | |
1017 | #define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do { \ | |
1018 | if (((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == NULL) \ | |
1019 | LOCK_TEST_WITH_RETURN(dev, file_priv); \ | |
1020 | } while (0) | |
1021 | ||
3043c60c EA |
1022 | #define I915_READ(reg) readl(dev_priv->regs + (reg)) |
1023 | #define I915_WRITE(reg, val) writel(val, dev_priv->regs + (reg)) | |
1024 | #define I915_READ16(reg) readw(dev_priv->regs + (reg)) | |
1025 | #define I915_WRITE16(reg, val) writel(val, dev_priv->regs + (reg)) | |
1026 | #define I915_READ8(reg) readb(dev_priv->regs + (reg)) | |
1027 | #define I915_WRITE8(reg, val) writeb(val, dev_priv->regs + (reg)) | |
de151cf6 | 1028 | #define I915_WRITE64(reg, val) writeq(val, dev_priv->regs + (reg)) |
049ef7e4 | 1029 | #define I915_READ64(reg) readq(dev_priv->regs + (reg)) |
7d57382e | 1030 | #define POSTING_READ(reg) (void)I915_READ(reg) |
1da177e4 LT |
1031 | |
1032 | #define I915_VERBOSE 0 | |
1033 | ||
0ef82af7 CW |
1034 | #define RING_LOCALS volatile unsigned int *ring_virt__; |
1035 | ||
1036 | #define BEGIN_LP_RING(n) do { \ | |
1037 | int bytes__ = 4*(n); \ | |
1038 | if (I915_VERBOSE) DRM_DEBUG("BEGIN_LP_RING(%d)\n", (n)); \ | |
1039 | /* a wrap must occur between instructions so pad beforehand */ \ | |
1040 | if (unlikely (dev_priv->ring.tail + bytes__ > dev_priv->ring.Size)) \ | |
1041 | i915_wrap_ring(dev); \ | |
1042 | if (unlikely (dev_priv->ring.space < bytes__)) \ | |
1043 | i915_wait_ring(dev, bytes__, __func__); \ | |
1044 | ring_virt__ = (unsigned int *) \ | |
1045 | (dev_priv->ring.virtual_start + dev_priv->ring.tail); \ | |
1046 | dev_priv->ring.tail += bytes__; \ | |
1047 | dev_priv->ring.tail &= dev_priv->ring.Size - 1; \ | |
1048 | dev_priv->ring.space -= bytes__; \ | |
1da177e4 LT |
1049 | } while (0) |
1050 | ||
0ef82af7 | 1051 | #define OUT_RING(n) do { \ |
1da177e4 | 1052 | if (I915_VERBOSE) DRM_DEBUG(" OUT_RING %x\n", (int)(n)); \ |
0ef82af7 | 1053 | *ring_virt__++ = (n); \ |
1da177e4 LT |
1054 | } while (0) |
1055 | ||
1056 | #define ADVANCE_LP_RING() do { \ | |
0ef82af7 CW |
1057 | if (I915_VERBOSE) \ |
1058 | DRM_DEBUG("ADVANCE_LP_RING %x\n", dev_priv->ring.tail); \ | |
1059 | I915_WRITE(PRB0_TAIL, dev_priv->ring.tail); \ | |
1da177e4 LT |
1060 | } while(0) |
1061 | ||
ba8bbcf6 | 1062 | /** |
585fb111 JB |
1063 | * Reads a dword out of the status page, which is written to from the command |
1064 | * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or | |
1065 | * MI_STORE_DATA_IMM. | |
ba8bbcf6 | 1066 | * |
585fb111 | 1067 | * The following dwords have a reserved meaning: |
0cdad7e8 KP |
1068 | * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes. |
1069 | * 0x04: ring 0 head pointer | |
1070 | * 0x05: ring 1 head pointer (915-class) | |
1071 | * 0x06: ring 2 head pointer (915-class) | |
1072 | * 0x10-0x1b: Context status DWords (GM45) | |
1073 | * 0x1f: Last written status offset. (GM45) | |
ba8bbcf6 | 1074 | * |
0cdad7e8 | 1075 | * The area from dword 0x20 to 0x3ff is available for driver usage. |
ba8bbcf6 | 1076 | */ |
585fb111 | 1077 | #define READ_HWSP(dev_priv, reg) (((volatile u32*)(dev_priv->hw_status_page))[reg]) |
0baf823a | 1078 | #define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX) |
0cdad7e8 | 1079 | #define I915_GEM_HWS_INDEX 0x20 |
0baf823a | 1080 | #define I915_BREADCRUMB_INDEX 0x21 |
ba8bbcf6 | 1081 | |
0ef82af7 | 1082 | extern int i915_wrap_ring(struct drm_device * dev); |
585fb111 | 1083 | extern int i915_wait_ring(struct drm_device * dev, int n, const char *caller); |
ba8bbcf6 | 1084 | |
cfdf1fa2 KH |
1085 | #define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info) |
1086 | ||
1087 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) | |
1088 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) | |
1089 | #define IS_I85X(dev) ((dev)->pci_device == 0x3582) | |
1090 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) | |
bad720ff | 1091 | #define IS_GEN2(dev) (INTEL_INFO(dev)->is_i8xx) |
cfdf1fa2 KH |
1092 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) |
1093 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) | |
1094 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) | |
1095 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) | |
1096 | #define IS_I965G(dev) (INTEL_INFO(dev)->is_i965g) | |
1097 | #define IS_I965GM(dev) (INTEL_INFO(dev)->is_i965gm) | |
1098 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) | |
1099 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) | |
1100 | #define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001) | |
1101 | #define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011) | |
1102 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) | |
1103 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
f2b115e6 AJ |
1104 | #define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042) |
1105 | #define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046) | |
cfdf1fa2 KH |
1106 | #define IS_IRONLAKE(dev) (INTEL_INFO(dev)->is_ironlake) |
1107 | #define IS_I9XX(dev) (INTEL_INFO(dev)->is_i9xx) | |
59f2d0fc | 1108 | #define IS_GEN6(dev) (INTEL_INFO(dev)->is_gen6) |
cfdf1fa2 | 1109 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
ba8bbcf6 | 1110 | |
bad720ff EA |
1111 | #define IS_GEN3(dev) (IS_I915G(dev) || \ |
1112 | IS_I915GM(dev) || \ | |
1113 | IS_I945G(dev) || \ | |
1114 | IS_I945GM(dev) || \ | |
1115 | IS_G33(dev) || \ | |
1116 | IS_PINEVIEW(dev)) | |
1117 | #define IS_GEN4(dev) ((dev)->pci_device == 0x2972 || \ | |
1118 | (dev)->pci_device == 0x2982 || \ | |
1119 | (dev)->pci_device == 0x2992 || \ | |
1120 | (dev)->pci_device == 0x29A2 || \ | |
1121 | (dev)->pci_device == 0x2A02 || \ | |
1122 | (dev)->pci_device == 0x2A12 || \ | |
1123 | (dev)->pci_device == 0x2E02 || \ | |
1124 | (dev)->pci_device == 0x2E12 || \ | |
1125 | (dev)->pci_device == 0x2E22 || \ | |
1126 | (dev)->pci_device == 0x2E32 || \ | |
1127 | (dev)->pci_device == 0x2A42 || \ | |
1128 | (dev)->pci_device == 0x2E42) | |
1129 | ||
cfdf1fa2 | 1130 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
ba8bbcf6 | 1131 | |
0f973f27 JB |
1132 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
1133 | * rows, which changed the alignment requirements and fence programming. | |
1134 | */ | |
1135 | #define HAS_128_BYTE_Y_TILING(dev) (IS_I9XX(dev) && !(IS_I915G(dev) || \ | |
1136 | IS_I915GM(dev))) | |
f2b115e6 AJ |
1137 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (IS_I9XX(dev) && !IS_PINEVIEW(dev)) |
1138 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
1139 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
1140 | #define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev)) | |
103a196f | 1141 | #define SUPPORTS_TV(dev) (IS_I9XX(dev) && IS_MOBILE(dev) && \ |
7da9f6cb ZW |
1142 | !IS_IRONLAKE(dev) && !IS_PINEVIEW(dev) && \ |
1143 | !IS_GEN6(dev)) | |
cfdf1fa2 | 1144 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) |
7662c8bd | 1145 | /* dsparb controlled by hw only */ |
f2b115e6 | 1146 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) |
b39d50e5 | 1147 | |
f2b115e6 | 1148 | #define HAS_FW_BLC(dev) (IS_I9XX(dev) || IS_G4X(dev) || IS_IRONLAKE(dev)) |
cfdf1fa2 KH |
1149 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) |
1150 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) | |
1151 | #define I915_HAS_RC6(dev) (INTEL_INFO(dev)->has_rc6) | |
652c393a | 1152 | |
bad720ff EA |
1153 | #define HAS_PCH_SPLIT(dev) (IS_IRONLAKE(dev) || \ |
1154 | IS_GEN6(dev)) | |
1155 | ||
3bad0781 ZW |
1156 | #define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type) |
1157 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) | |
1158 | ||
ba8bbcf6 | 1159 | #define PRIMARY_RINGBUFFER_SIZE (128*1024) |
0d6aa60b | 1160 | |
1da177e4 | 1161 | #endif |