]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
618563e3 | 27 | #include <linux/dmi.h> |
c1c7af60 JB |
28 | #include <linux/module.h> |
29 | #include <linux/input.h> | |
79e53945 | 30 | #include <linux/i2c.h> |
7662c8bd | 31 | #include <linux/kernel.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
9cce37f4 | 33 | #include <linux/vgaarb.h> |
e0dac65e | 34 | #include <drm/drm_edid.h> |
79e53945 JB |
35 | #include "drmP.h" |
36 | #include "intel_drv.h" | |
37 | #include "i915_drm.h" | |
38 | #include "i915_drv.h" | |
e5510fac | 39 | #include "i915_trace.h" |
ab2c0672 | 40 | #include "drm_dp_helper.h" |
79e53945 | 41 | #include "drm_crtc_helper.h" |
c0f372b3 | 42 | #include <linux/dma_remapping.h> |
79e53945 | 43 | |
32f9d658 ZW |
44 | #define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) |
45 | ||
0206e353 | 46 | bool intel_pipe_has_type(struct drm_crtc *crtc, int type); |
3dec0095 | 47 | static void intel_increase_pllclock(struct drm_crtc *crtc); |
6b383a7f | 48 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on); |
79e53945 JB |
49 | |
50 | typedef struct { | |
0206e353 AJ |
51 | /* given values */ |
52 | int n; | |
53 | int m1, m2; | |
54 | int p1, p2; | |
55 | /* derived values */ | |
56 | int dot; | |
57 | int vco; | |
58 | int m; | |
59 | int p; | |
79e53945 JB |
60 | } intel_clock_t; |
61 | ||
62 | typedef struct { | |
0206e353 | 63 | int min, max; |
79e53945 JB |
64 | } intel_range_t; |
65 | ||
66 | typedef struct { | |
0206e353 AJ |
67 | int dot_limit; |
68 | int p2_slow, p2_fast; | |
79e53945 JB |
69 | } intel_p2_t; |
70 | ||
71 | #define INTEL_P2_NUM 2 | |
d4906093 ML |
72 | typedef struct intel_limit intel_limit_t; |
73 | struct intel_limit { | |
0206e353 AJ |
74 | intel_range_t dot, vco, n, m, m1, m2, p, p1; |
75 | intel_p2_t p2; | |
76 | bool (* find_pll)(const intel_limit_t *, struct drm_crtc *, | |
cec2f356 | 77 | int, int, intel_clock_t *, intel_clock_t *); |
d4906093 | 78 | }; |
79e53945 | 79 | |
2377b741 JB |
80 | /* FDI */ |
81 | #define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */ | |
82 | ||
d4906093 ML |
83 | static bool |
84 | intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc, | |
cec2f356 SP |
85 | int target, int refclk, intel_clock_t *match_clock, |
86 | intel_clock_t *best_clock); | |
d4906093 ML |
87 | static bool |
88 | intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc, | |
cec2f356 SP |
89 | int target, int refclk, intel_clock_t *match_clock, |
90 | intel_clock_t *best_clock); | |
79e53945 | 91 | |
a4fc5ed6 KP |
92 | static bool |
93 | intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc, | |
cec2f356 SP |
94 | int target, int refclk, intel_clock_t *match_clock, |
95 | intel_clock_t *best_clock); | |
5eb08b69 | 96 | static bool |
f2b115e6 | 97 | intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc, |
cec2f356 SP |
98 | int target, int refclk, intel_clock_t *match_clock, |
99 | intel_clock_t *best_clock); | |
a4fc5ed6 | 100 | |
021357ac CW |
101 | static inline u32 /* units of 100MHz */ |
102 | intel_fdi_link_freq(struct drm_device *dev) | |
103 | { | |
8b99e68c CW |
104 | if (IS_GEN5(dev)) { |
105 | struct drm_i915_private *dev_priv = dev->dev_private; | |
106 | return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2; | |
107 | } else | |
108 | return 27; | |
021357ac CW |
109 | } |
110 | ||
e4b36699 | 111 | static const intel_limit_t intel_limits_i8xx_dvo = { |
0206e353 AJ |
112 | .dot = { .min = 25000, .max = 350000 }, |
113 | .vco = { .min = 930000, .max = 1400000 }, | |
114 | .n = { .min = 3, .max = 16 }, | |
115 | .m = { .min = 96, .max = 140 }, | |
116 | .m1 = { .min = 18, .max = 26 }, | |
117 | .m2 = { .min = 6, .max = 16 }, | |
118 | .p = { .min = 4, .max = 128 }, | |
119 | .p1 = { .min = 2, .max = 33 }, | |
273e27ca EA |
120 | .p2 = { .dot_limit = 165000, |
121 | .p2_slow = 4, .p2_fast = 2 }, | |
d4906093 | 122 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
123 | }; |
124 | ||
125 | static const intel_limit_t intel_limits_i8xx_lvds = { | |
0206e353 AJ |
126 | .dot = { .min = 25000, .max = 350000 }, |
127 | .vco = { .min = 930000, .max = 1400000 }, | |
128 | .n = { .min = 3, .max = 16 }, | |
129 | .m = { .min = 96, .max = 140 }, | |
130 | .m1 = { .min = 18, .max = 26 }, | |
131 | .m2 = { .min = 6, .max = 16 }, | |
132 | .p = { .min = 4, .max = 128 }, | |
133 | .p1 = { .min = 1, .max = 6 }, | |
273e27ca EA |
134 | .p2 = { .dot_limit = 165000, |
135 | .p2_slow = 14, .p2_fast = 7 }, | |
d4906093 | 136 | .find_pll = intel_find_best_PLL, |
e4b36699 | 137 | }; |
273e27ca | 138 | |
e4b36699 | 139 | static const intel_limit_t intel_limits_i9xx_sdvo = { |
0206e353 AJ |
140 | .dot = { .min = 20000, .max = 400000 }, |
141 | .vco = { .min = 1400000, .max = 2800000 }, | |
142 | .n = { .min = 1, .max = 6 }, | |
143 | .m = { .min = 70, .max = 120 }, | |
144 | .m1 = { .min = 10, .max = 22 }, | |
145 | .m2 = { .min = 5, .max = 9 }, | |
146 | .p = { .min = 5, .max = 80 }, | |
147 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
148 | .p2 = { .dot_limit = 200000, |
149 | .p2_slow = 10, .p2_fast = 5 }, | |
d4906093 | 150 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
151 | }; |
152 | ||
153 | static const intel_limit_t intel_limits_i9xx_lvds = { | |
0206e353 AJ |
154 | .dot = { .min = 20000, .max = 400000 }, |
155 | .vco = { .min = 1400000, .max = 2800000 }, | |
156 | .n = { .min = 1, .max = 6 }, | |
157 | .m = { .min = 70, .max = 120 }, | |
158 | .m1 = { .min = 10, .max = 22 }, | |
159 | .m2 = { .min = 5, .max = 9 }, | |
160 | .p = { .min = 7, .max = 98 }, | |
161 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
162 | .p2 = { .dot_limit = 112000, |
163 | .p2_slow = 14, .p2_fast = 7 }, | |
d4906093 | 164 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
165 | }; |
166 | ||
273e27ca | 167 | |
e4b36699 | 168 | static const intel_limit_t intel_limits_g4x_sdvo = { |
273e27ca EA |
169 | .dot = { .min = 25000, .max = 270000 }, |
170 | .vco = { .min = 1750000, .max = 3500000}, | |
171 | .n = { .min = 1, .max = 4 }, | |
172 | .m = { .min = 104, .max = 138 }, | |
173 | .m1 = { .min = 17, .max = 23 }, | |
174 | .m2 = { .min = 5, .max = 11 }, | |
175 | .p = { .min = 10, .max = 30 }, | |
176 | .p1 = { .min = 1, .max = 3}, | |
177 | .p2 = { .dot_limit = 270000, | |
178 | .p2_slow = 10, | |
179 | .p2_fast = 10 | |
044c7c41 | 180 | }, |
d4906093 | 181 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
182 | }; |
183 | ||
184 | static const intel_limit_t intel_limits_g4x_hdmi = { | |
273e27ca EA |
185 | .dot = { .min = 22000, .max = 400000 }, |
186 | .vco = { .min = 1750000, .max = 3500000}, | |
187 | .n = { .min = 1, .max = 4 }, | |
188 | .m = { .min = 104, .max = 138 }, | |
189 | .m1 = { .min = 16, .max = 23 }, | |
190 | .m2 = { .min = 5, .max = 11 }, | |
191 | .p = { .min = 5, .max = 80 }, | |
192 | .p1 = { .min = 1, .max = 8}, | |
193 | .p2 = { .dot_limit = 165000, | |
194 | .p2_slow = 10, .p2_fast = 5 }, | |
d4906093 | 195 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
196 | }; |
197 | ||
198 | static const intel_limit_t intel_limits_g4x_single_channel_lvds = { | |
273e27ca EA |
199 | .dot = { .min = 20000, .max = 115000 }, |
200 | .vco = { .min = 1750000, .max = 3500000 }, | |
201 | .n = { .min = 1, .max = 3 }, | |
202 | .m = { .min = 104, .max = 138 }, | |
203 | .m1 = { .min = 17, .max = 23 }, | |
204 | .m2 = { .min = 5, .max = 11 }, | |
205 | .p = { .min = 28, .max = 112 }, | |
206 | .p1 = { .min = 2, .max = 8 }, | |
207 | .p2 = { .dot_limit = 0, | |
208 | .p2_slow = 14, .p2_fast = 14 | |
044c7c41 | 209 | }, |
d4906093 | 210 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
211 | }; |
212 | ||
213 | static const intel_limit_t intel_limits_g4x_dual_channel_lvds = { | |
273e27ca EA |
214 | .dot = { .min = 80000, .max = 224000 }, |
215 | .vco = { .min = 1750000, .max = 3500000 }, | |
216 | .n = { .min = 1, .max = 3 }, | |
217 | .m = { .min = 104, .max = 138 }, | |
218 | .m1 = { .min = 17, .max = 23 }, | |
219 | .m2 = { .min = 5, .max = 11 }, | |
220 | .p = { .min = 14, .max = 42 }, | |
221 | .p1 = { .min = 2, .max = 6 }, | |
222 | .p2 = { .dot_limit = 0, | |
223 | .p2_slow = 7, .p2_fast = 7 | |
044c7c41 | 224 | }, |
d4906093 | 225 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
226 | }; |
227 | ||
228 | static const intel_limit_t intel_limits_g4x_display_port = { | |
0206e353 AJ |
229 | .dot = { .min = 161670, .max = 227000 }, |
230 | .vco = { .min = 1750000, .max = 3500000}, | |
231 | .n = { .min = 1, .max = 2 }, | |
232 | .m = { .min = 97, .max = 108 }, | |
233 | .m1 = { .min = 0x10, .max = 0x12 }, | |
234 | .m2 = { .min = 0x05, .max = 0x06 }, | |
235 | .p = { .min = 10, .max = 20 }, | |
236 | .p1 = { .min = 1, .max = 2}, | |
237 | .p2 = { .dot_limit = 0, | |
273e27ca | 238 | .p2_slow = 10, .p2_fast = 10 }, |
0206e353 | 239 | .find_pll = intel_find_pll_g4x_dp, |
e4b36699 KP |
240 | }; |
241 | ||
f2b115e6 | 242 | static const intel_limit_t intel_limits_pineview_sdvo = { |
0206e353 AJ |
243 | .dot = { .min = 20000, .max = 400000}, |
244 | .vco = { .min = 1700000, .max = 3500000 }, | |
273e27ca | 245 | /* Pineview's Ncounter is a ring counter */ |
0206e353 AJ |
246 | .n = { .min = 3, .max = 6 }, |
247 | .m = { .min = 2, .max = 256 }, | |
273e27ca | 248 | /* Pineview only has one combined m divider, which we treat as m2. */ |
0206e353 AJ |
249 | .m1 = { .min = 0, .max = 0 }, |
250 | .m2 = { .min = 0, .max = 254 }, | |
251 | .p = { .min = 5, .max = 80 }, | |
252 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
253 | .p2 = { .dot_limit = 200000, |
254 | .p2_slow = 10, .p2_fast = 5 }, | |
6115707b | 255 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
256 | }; |
257 | ||
f2b115e6 | 258 | static const intel_limit_t intel_limits_pineview_lvds = { |
0206e353 AJ |
259 | .dot = { .min = 20000, .max = 400000 }, |
260 | .vco = { .min = 1700000, .max = 3500000 }, | |
261 | .n = { .min = 3, .max = 6 }, | |
262 | .m = { .min = 2, .max = 256 }, | |
263 | .m1 = { .min = 0, .max = 0 }, | |
264 | .m2 = { .min = 0, .max = 254 }, | |
265 | .p = { .min = 7, .max = 112 }, | |
266 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
267 | .p2 = { .dot_limit = 112000, |
268 | .p2_slow = 14, .p2_fast = 14 }, | |
6115707b | 269 | .find_pll = intel_find_best_PLL, |
e4b36699 KP |
270 | }; |
271 | ||
273e27ca EA |
272 | /* Ironlake / Sandybridge |
273 | * | |
274 | * We calculate clock using (register_value + 2) for N/M1/M2, so here | |
275 | * the range value for them is (actual_value - 2). | |
276 | */ | |
b91ad0ec | 277 | static const intel_limit_t intel_limits_ironlake_dac = { |
273e27ca EA |
278 | .dot = { .min = 25000, .max = 350000 }, |
279 | .vco = { .min = 1760000, .max = 3510000 }, | |
280 | .n = { .min = 1, .max = 5 }, | |
281 | .m = { .min = 79, .max = 127 }, | |
282 | .m1 = { .min = 12, .max = 22 }, | |
283 | .m2 = { .min = 5, .max = 9 }, | |
284 | .p = { .min = 5, .max = 80 }, | |
285 | .p1 = { .min = 1, .max = 8 }, | |
286 | .p2 = { .dot_limit = 225000, | |
287 | .p2_slow = 10, .p2_fast = 5 }, | |
4547668a | 288 | .find_pll = intel_g4x_find_best_PLL, |
e4b36699 KP |
289 | }; |
290 | ||
b91ad0ec | 291 | static const intel_limit_t intel_limits_ironlake_single_lvds = { |
273e27ca EA |
292 | .dot = { .min = 25000, .max = 350000 }, |
293 | .vco = { .min = 1760000, .max = 3510000 }, | |
294 | .n = { .min = 1, .max = 3 }, | |
295 | .m = { .min = 79, .max = 118 }, | |
296 | .m1 = { .min = 12, .max = 22 }, | |
297 | .m2 = { .min = 5, .max = 9 }, | |
298 | .p = { .min = 28, .max = 112 }, | |
299 | .p1 = { .min = 2, .max = 8 }, | |
300 | .p2 = { .dot_limit = 225000, | |
301 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
302 | .find_pll = intel_g4x_find_best_PLL, |
303 | }; | |
304 | ||
305 | static const intel_limit_t intel_limits_ironlake_dual_lvds = { | |
273e27ca EA |
306 | .dot = { .min = 25000, .max = 350000 }, |
307 | .vco = { .min = 1760000, .max = 3510000 }, | |
308 | .n = { .min = 1, .max = 3 }, | |
309 | .m = { .min = 79, .max = 127 }, | |
310 | .m1 = { .min = 12, .max = 22 }, | |
311 | .m2 = { .min = 5, .max = 9 }, | |
312 | .p = { .min = 14, .max = 56 }, | |
313 | .p1 = { .min = 2, .max = 8 }, | |
314 | .p2 = { .dot_limit = 225000, | |
315 | .p2_slow = 7, .p2_fast = 7 }, | |
b91ad0ec ZW |
316 | .find_pll = intel_g4x_find_best_PLL, |
317 | }; | |
318 | ||
273e27ca | 319 | /* LVDS 100mhz refclk limits. */ |
b91ad0ec | 320 | static const intel_limit_t intel_limits_ironlake_single_lvds_100m = { |
273e27ca EA |
321 | .dot = { .min = 25000, .max = 350000 }, |
322 | .vco = { .min = 1760000, .max = 3510000 }, | |
323 | .n = { .min = 1, .max = 2 }, | |
324 | .m = { .min = 79, .max = 126 }, | |
325 | .m1 = { .min = 12, .max = 22 }, | |
326 | .m2 = { .min = 5, .max = 9 }, | |
327 | .p = { .min = 28, .max = 112 }, | |
0206e353 | 328 | .p1 = { .min = 2, .max = 8 }, |
273e27ca EA |
329 | .p2 = { .dot_limit = 225000, |
330 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
331 | .find_pll = intel_g4x_find_best_PLL, |
332 | }; | |
333 | ||
334 | static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = { | |
273e27ca EA |
335 | .dot = { .min = 25000, .max = 350000 }, |
336 | .vco = { .min = 1760000, .max = 3510000 }, | |
337 | .n = { .min = 1, .max = 3 }, | |
338 | .m = { .min = 79, .max = 126 }, | |
339 | .m1 = { .min = 12, .max = 22 }, | |
340 | .m2 = { .min = 5, .max = 9 }, | |
341 | .p = { .min = 14, .max = 42 }, | |
0206e353 | 342 | .p1 = { .min = 2, .max = 6 }, |
273e27ca EA |
343 | .p2 = { .dot_limit = 225000, |
344 | .p2_slow = 7, .p2_fast = 7 }, | |
4547668a ZY |
345 | .find_pll = intel_g4x_find_best_PLL, |
346 | }; | |
347 | ||
348 | static const intel_limit_t intel_limits_ironlake_display_port = { | |
0206e353 AJ |
349 | .dot = { .min = 25000, .max = 350000 }, |
350 | .vco = { .min = 1760000, .max = 3510000}, | |
351 | .n = { .min = 1, .max = 2 }, | |
352 | .m = { .min = 81, .max = 90 }, | |
353 | .m1 = { .min = 12, .max = 22 }, | |
354 | .m2 = { .min = 5, .max = 9 }, | |
355 | .p = { .min = 10, .max = 20 }, | |
356 | .p1 = { .min = 1, .max = 2}, | |
357 | .p2 = { .dot_limit = 0, | |
273e27ca | 358 | .p2_slow = 10, .p2_fast = 10 }, |
0206e353 | 359 | .find_pll = intel_find_pll_ironlake_dp, |
79e53945 JB |
360 | }; |
361 | ||
57f350b6 JB |
362 | u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg) |
363 | { | |
364 | unsigned long flags; | |
365 | u32 val = 0; | |
366 | ||
367 | spin_lock_irqsave(&dev_priv->dpio_lock, flags); | |
368 | if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) { | |
369 | DRM_ERROR("DPIO idle wait timed out\n"); | |
370 | goto out_unlock; | |
371 | } | |
372 | ||
373 | I915_WRITE(DPIO_REG, reg); | |
374 | I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_READ | DPIO_PORTID | | |
375 | DPIO_BYTE); | |
376 | if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) { | |
377 | DRM_ERROR("DPIO read wait timed out\n"); | |
378 | goto out_unlock; | |
379 | } | |
380 | val = I915_READ(DPIO_DATA); | |
381 | ||
382 | out_unlock: | |
383 | spin_unlock_irqrestore(&dev_priv->dpio_lock, flags); | |
384 | return val; | |
385 | } | |
386 | ||
57f350b6 JB |
387 | static void vlv_init_dpio(struct drm_device *dev) |
388 | { | |
389 | struct drm_i915_private *dev_priv = dev->dev_private; | |
390 | ||
391 | /* Reset the DPIO config */ | |
392 | I915_WRITE(DPIO_CTL, 0); | |
393 | POSTING_READ(DPIO_CTL); | |
394 | I915_WRITE(DPIO_CTL, 1); | |
395 | POSTING_READ(DPIO_CTL); | |
396 | } | |
397 | ||
618563e3 DV |
398 | static int intel_dual_link_lvds_callback(const struct dmi_system_id *id) |
399 | { | |
400 | DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident); | |
401 | return 1; | |
402 | } | |
403 | ||
404 | static const struct dmi_system_id intel_dual_link_lvds[] = { | |
405 | { | |
406 | .callback = intel_dual_link_lvds_callback, | |
407 | .ident = "Apple MacBook Pro (Core i5/i7 Series)", | |
408 | .matches = { | |
409 | DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."), | |
410 | DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro8,2"), | |
411 | }, | |
412 | }, | |
413 | { } /* terminating entry */ | |
414 | }; | |
415 | ||
b0354385 TI |
416 | static bool is_dual_link_lvds(struct drm_i915_private *dev_priv, |
417 | unsigned int reg) | |
418 | { | |
419 | unsigned int val; | |
420 | ||
121d527a TI |
421 | /* use the module option value if specified */ |
422 | if (i915_lvds_channel_mode > 0) | |
423 | return i915_lvds_channel_mode == 2; | |
424 | ||
618563e3 DV |
425 | if (dmi_check_system(intel_dual_link_lvds)) |
426 | return true; | |
427 | ||
b0354385 TI |
428 | if (dev_priv->lvds_val) |
429 | val = dev_priv->lvds_val; | |
430 | else { | |
431 | /* BIOS should set the proper LVDS register value at boot, but | |
432 | * in reality, it doesn't set the value when the lid is closed; | |
433 | * we need to check "the value to be set" in VBT when LVDS | |
434 | * register is uninitialized. | |
435 | */ | |
436 | val = I915_READ(reg); | |
437 | if (!(val & ~LVDS_DETECTED)) | |
438 | val = dev_priv->bios_lvds_val; | |
439 | dev_priv->lvds_val = val; | |
440 | } | |
441 | return (val & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP; | |
442 | } | |
443 | ||
1b894b59 CW |
444 | static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc, |
445 | int refclk) | |
2c07245f | 446 | { |
b91ad0ec ZW |
447 | struct drm_device *dev = crtc->dev; |
448 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2c07245f | 449 | const intel_limit_t *limit; |
b91ad0ec ZW |
450 | |
451 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
b0354385 | 452 | if (is_dual_link_lvds(dev_priv, PCH_LVDS)) { |
b91ad0ec | 453 | /* LVDS dual channel */ |
1b894b59 | 454 | if (refclk == 100000) |
b91ad0ec ZW |
455 | limit = &intel_limits_ironlake_dual_lvds_100m; |
456 | else | |
457 | limit = &intel_limits_ironlake_dual_lvds; | |
458 | } else { | |
1b894b59 | 459 | if (refclk == 100000) |
b91ad0ec ZW |
460 | limit = &intel_limits_ironlake_single_lvds_100m; |
461 | else | |
462 | limit = &intel_limits_ironlake_single_lvds; | |
463 | } | |
464 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || | |
4547668a ZY |
465 | HAS_eDP) |
466 | limit = &intel_limits_ironlake_display_port; | |
2c07245f | 467 | else |
b91ad0ec | 468 | limit = &intel_limits_ironlake_dac; |
2c07245f ZW |
469 | |
470 | return limit; | |
471 | } | |
472 | ||
044c7c41 ML |
473 | static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc) |
474 | { | |
475 | struct drm_device *dev = crtc->dev; | |
476 | struct drm_i915_private *dev_priv = dev->dev_private; | |
477 | const intel_limit_t *limit; | |
478 | ||
479 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
b0354385 | 480 | if (is_dual_link_lvds(dev_priv, LVDS)) |
044c7c41 | 481 | /* LVDS with dual channel */ |
e4b36699 | 482 | limit = &intel_limits_g4x_dual_channel_lvds; |
044c7c41 ML |
483 | else |
484 | /* LVDS with dual channel */ | |
e4b36699 | 485 | limit = &intel_limits_g4x_single_channel_lvds; |
044c7c41 ML |
486 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) || |
487 | intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) { | |
e4b36699 | 488 | limit = &intel_limits_g4x_hdmi; |
044c7c41 | 489 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) { |
e4b36699 | 490 | limit = &intel_limits_g4x_sdvo; |
0206e353 | 491 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) { |
e4b36699 | 492 | limit = &intel_limits_g4x_display_port; |
044c7c41 | 493 | } else /* The option is for other outputs */ |
e4b36699 | 494 | limit = &intel_limits_i9xx_sdvo; |
044c7c41 ML |
495 | |
496 | return limit; | |
497 | } | |
498 | ||
1b894b59 | 499 | static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk) |
79e53945 JB |
500 | { |
501 | struct drm_device *dev = crtc->dev; | |
502 | const intel_limit_t *limit; | |
503 | ||
bad720ff | 504 | if (HAS_PCH_SPLIT(dev)) |
1b894b59 | 505 | limit = intel_ironlake_limit(crtc, refclk); |
2c07245f | 506 | else if (IS_G4X(dev)) { |
044c7c41 | 507 | limit = intel_g4x_limit(crtc); |
f2b115e6 | 508 | } else if (IS_PINEVIEW(dev)) { |
2177832f | 509 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) |
f2b115e6 | 510 | limit = &intel_limits_pineview_lvds; |
2177832f | 511 | else |
f2b115e6 | 512 | limit = &intel_limits_pineview_sdvo; |
a6c45cf0 CW |
513 | } else if (!IS_GEN2(dev)) { |
514 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
515 | limit = &intel_limits_i9xx_lvds; | |
516 | else | |
517 | limit = &intel_limits_i9xx_sdvo; | |
79e53945 JB |
518 | } else { |
519 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
e4b36699 | 520 | limit = &intel_limits_i8xx_lvds; |
79e53945 | 521 | else |
e4b36699 | 522 | limit = &intel_limits_i8xx_dvo; |
79e53945 JB |
523 | } |
524 | return limit; | |
525 | } | |
526 | ||
f2b115e6 AJ |
527 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
528 | static void pineview_clock(int refclk, intel_clock_t *clock) | |
79e53945 | 529 | { |
2177832f SL |
530 | clock->m = clock->m2 + 2; |
531 | clock->p = clock->p1 * clock->p2; | |
532 | clock->vco = refclk * clock->m / clock->n; | |
533 | clock->dot = clock->vco / clock->p; | |
534 | } | |
535 | ||
536 | static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock) | |
537 | { | |
f2b115e6 AJ |
538 | if (IS_PINEVIEW(dev)) { |
539 | pineview_clock(refclk, clock); | |
2177832f SL |
540 | return; |
541 | } | |
79e53945 JB |
542 | clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2); |
543 | clock->p = clock->p1 * clock->p2; | |
544 | clock->vco = refclk * clock->m / (clock->n + 2); | |
545 | clock->dot = clock->vco / clock->p; | |
546 | } | |
547 | ||
79e53945 JB |
548 | /** |
549 | * Returns whether any output on the specified pipe is of the specified type | |
550 | */ | |
4ef69c7a | 551 | bool intel_pipe_has_type(struct drm_crtc *crtc, int type) |
79e53945 | 552 | { |
4ef69c7a CW |
553 | struct drm_device *dev = crtc->dev; |
554 | struct drm_mode_config *mode_config = &dev->mode_config; | |
555 | struct intel_encoder *encoder; | |
556 | ||
557 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) | |
558 | if (encoder->base.crtc == crtc && encoder->type == type) | |
559 | return true; | |
560 | ||
561 | return false; | |
79e53945 JB |
562 | } |
563 | ||
7c04d1d9 | 564 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
565 | /** |
566 | * Returns whether the given set of divisors are valid for a given refclk with | |
567 | * the given connectors. | |
568 | */ | |
569 | ||
1b894b59 CW |
570 | static bool intel_PLL_is_valid(struct drm_device *dev, |
571 | const intel_limit_t *limit, | |
572 | const intel_clock_t *clock) | |
79e53945 | 573 | { |
79e53945 | 574 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) |
0206e353 | 575 | INTELPllInvalid("p1 out of range\n"); |
79e53945 | 576 | if (clock->p < limit->p.min || limit->p.max < clock->p) |
0206e353 | 577 | INTELPllInvalid("p out of range\n"); |
79e53945 | 578 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) |
0206e353 | 579 | INTELPllInvalid("m2 out of range\n"); |
79e53945 | 580 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) |
0206e353 | 581 | INTELPllInvalid("m1 out of range\n"); |
f2b115e6 | 582 | if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev)) |
0206e353 | 583 | INTELPllInvalid("m1 <= m2\n"); |
79e53945 | 584 | if (clock->m < limit->m.min || limit->m.max < clock->m) |
0206e353 | 585 | INTELPllInvalid("m out of range\n"); |
79e53945 | 586 | if (clock->n < limit->n.min || limit->n.max < clock->n) |
0206e353 | 587 | INTELPllInvalid("n out of range\n"); |
79e53945 | 588 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) |
0206e353 | 589 | INTELPllInvalid("vco out of range\n"); |
79e53945 JB |
590 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, |
591 | * connector, etc., rather than just a single range. | |
592 | */ | |
593 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
0206e353 | 594 | INTELPllInvalid("dot out of range\n"); |
79e53945 JB |
595 | |
596 | return true; | |
597 | } | |
598 | ||
d4906093 ML |
599 | static bool |
600 | intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc, | |
cec2f356 SP |
601 | int target, int refclk, intel_clock_t *match_clock, |
602 | intel_clock_t *best_clock) | |
d4906093 | 603 | |
79e53945 JB |
604 | { |
605 | struct drm_device *dev = crtc->dev; | |
606 | struct drm_i915_private *dev_priv = dev->dev_private; | |
607 | intel_clock_t clock; | |
79e53945 JB |
608 | int err = target; |
609 | ||
bc5e5718 | 610 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) && |
832cc28d | 611 | (I915_READ(LVDS)) != 0) { |
79e53945 JB |
612 | /* |
613 | * For LVDS, if the panel is on, just rely on its current | |
614 | * settings for dual-channel. We haven't figured out how to | |
615 | * reliably set up different single/dual channel state, if we | |
616 | * even can. | |
617 | */ | |
b0354385 | 618 | if (is_dual_link_lvds(dev_priv, LVDS)) |
79e53945 JB |
619 | clock.p2 = limit->p2.p2_fast; |
620 | else | |
621 | clock.p2 = limit->p2.p2_slow; | |
622 | } else { | |
623 | if (target < limit->p2.dot_limit) | |
624 | clock.p2 = limit->p2.p2_slow; | |
625 | else | |
626 | clock.p2 = limit->p2.p2_fast; | |
627 | } | |
628 | ||
0206e353 | 629 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 630 | |
42158660 ZY |
631 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
632 | clock.m1++) { | |
633 | for (clock.m2 = limit->m2.min; | |
634 | clock.m2 <= limit->m2.max; clock.m2++) { | |
f2b115e6 AJ |
635 | /* m1 is always 0 in Pineview */ |
636 | if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev)) | |
42158660 ZY |
637 | break; |
638 | for (clock.n = limit->n.min; | |
639 | clock.n <= limit->n.max; clock.n++) { | |
640 | for (clock.p1 = limit->p1.min; | |
641 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
642 | int this_err; |
643 | ||
2177832f | 644 | intel_clock(dev, refclk, &clock); |
1b894b59 CW |
645 | if (!intel_PLL_is_valid(dev, limit, |
646 | &clock)) | |
79e53945 | 647 | continue; |
cec2f356 SP |
648 | if (match_clock && |
649 | clock.p != match_clock->p) | |
650 | continue; | |
79e53945 JB |
651 | |
652 | this_err = abs(clock.dot - target); | |
653 | if (this_err < err) { | |
654 | *best_clock = clock; | |
655 | err = this_err; | |
656 | } | |
657 | } | |
658 | } | |
659 | } | |
660 | } | |
661 | ||
662 | return (err != target); | |
663 | } | |
664 | ||
d4906093 ML |
665 | static bool |
666 | intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc, | |
cec2f356 SP |
667 | int target, int refclk, intel_clock_t *match_clock, |
668 | intel_clock_t *best_clock) | |
d4906093 ML |
669 | { |
670 | struct drm_device *dev = crtc->dev; | |
671 | struct drm_i915_private *dev_priv = dev->dev_private; | |
672 | intel_clock_t clock; | |
673 | int max_n; | |
674 | bool found; | |
6ba770dc AJ |
675 | /* approximately equals target * 0.00585 */ |
676 | int err_most = (target >> 8) + (target >> 9); | |
d4906093 ML |
677 | found = false; |
678 | ||
679 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
4547668a ZY |
680 | int lvds_reg; |
681 | ||
c619eed4 | 682 | if (HAS_PCH_SPLIT(dev)) |
4547668a ZY |
683 | lvds_reg = PCH_LVDS; |
684 | else | |
685 | lvds_reg = LVDS; | |
686 | if ((I915_READ(lvds_reg) & LVDS_CLKB_POWER_MASK) == | |
d4906093 ML |
687 | LVDS_CLKB_POWER_UP) |
688 | clock.p2 = limit->p2.p2_fast; | |
689 | else | |
690 | clock.p2 = limit->p2.p2_slow; | |
691 | } else { | |
692 | if (target < limit->p2.dot_limit) | |
693 | clock.p2 = limit->p2.p2_slow; | |
694 | else | |
695 | clock.p2 = limit->p2.p2_fast; | |
696 | } | |
697 | ||
698 | memset(best_clock, 0, sizeof(*best_clock)); | |
699 | max_n = limit->n.max; | |
f77f13e2 | 700 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 701 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 702 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
703 | for (clock.m1 = limit->m1.max; |
704 | clock.m1 >= limit->m1.min; clock.m1--) { | |
705 | for (clock.m2 = limit->m2.max; | |
706 | clock.m2 >= limit->m2.min; clock.m2--) { | |
707 | for (clock.p1 = limit->p1.max; | |
708 | clock.p1 >= limit->p1.min; clock.p1--) { | |
709 | int this_err; | |
710 | ||
2177832f | 711 | intel_clock(dev, refclk, &clock); |
1b894b59 CW |
712 | if (!intel_PLL_is_valid(dev, limit, |
713 | &clock)) | |
d4906093 | 714 | continue; |
cec2f356 SP |
715 | if (match_clock && |
716 | clock.p != match_clock->p) | |
717 | continue; | |
1b894b59 CW |
718 | |
719 | this_err = abs(clock.dot - target); | |
d4906093 ML |
720 | if (this_err < err_most) { |
721 | *best_clock = clock; | |
722 | err_most = this_err; | |
723 | max_n = clock.n; | |
724 | found = true; | |
725 | } | |
726 | } | |
727 | } | |
728 | } | |
729 | } | |
2c07245f ZW |
730 | return found; |
731 | } | |
732 | ||
5eb08b69 | 733 | static bool |
f2b115e6 | 734 | intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc, |
cec2f356 SP |
735 | int target, int refclk, intel_clock_t *match_clock, |
736 | intel_clock_t *best_clock) | |
5eb08b69 ZW |
737 | { |
738 | struct drm_device *dev = crtc->dev; | |
739 | intel_clock_t clock; | |
4547668a | 740 | |
5eb08b69 ZW |
741 | if (target < 200000) { |
742 | clock.n = 1; | |
743 | clock.p1 = 2; | |
744 | clock.p2 = 10; | |
745 | clock.m1 = 12; | |
746 | clock.m2 = 9; | |
747 | } else { | |
748 | clock.n = 2; | |
749 | clock.p1 = 1; | |
750 | clock.p2 = 10; | |
751 | clock.m1 = 14; | |
752 | clock.m2 = 8; | |
753 | } | |
754 | intel_clock(dev, refclk, &clock); | |
755 | memcpy(best_clock, &clock, sizeof(intel_clock_t)); | |
756 | return true; | |
757 | } | |
758 | ||
a4fc5ed6 KP |
759 | /* DisplayPort has only two frequencies, 162MHz and 270MHz */ |
760 | static bool | |
761 | intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc, | |
cec2f356 SP |
762 | int target, int refclk, intel_clock_t *match_clock, |
763 | intel_clock_t *best_clock) | |
a4fc5ed6 | 764 | { |
5eddb70b CW |
765 | intel_clock_t clock; |
766 | if (target < 200000) { | |
767 | clock.p1 = 2; | |
768 | clock.p2 = 10; | |
769 | clock.n = 2; | |
770 | clock.m1 = 23; | |
771 | clock.m2 = 8; | |
772 | } else { | |
773 | clock.p1 = 1; | |
774 | clock.p2 = 10; | |
775 | clock.n = 1; | |
776 | clock.m1 = 14; | |
777 | clock.m2 = 2; | |
778 | } | |
779 | clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2); | |
780 | clock.p = (clock.p1 * clock.p2); | |
781 | clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p; | |
782 | clock.vco = 0; | |
783 | memcpy(best_clock, &clock, sizeof(intel_clock_t)); | |
784 | return true; | |
a4fc5ed6 KP |
785 | } |
786 | ||
9d0498a2 JB |
787 | /** |
788 | * intel_wait_for_vblank - wait for vblank on a given pipe | |
789 | * @dev: drm device | |
790 | * @pipe: pipe to wait for | |
791 | * | |
792 | * Wait for vblank to occur on a given pipe. Needed for various bits of | |
793 | * mode setting code. | |
794 | */ | |
795 | void intel_wait_for_vblank(struct drm_device *dev, int pipe) | |
79e53945 | 796 | { |
9d0498a2 | 797 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 798 | int pipestat_reg = PIPESTAT(pipe); |
9d0498a2 | 799 | |
300387c0 CW |
800 | /* Clear existing vblank status. Note this will clear any other |
801 | * sticky status fields as well. | |
802 | * | |
803 | * This races with i915_driver_irq_handler() with the result | |
804 | * that either function could miss a vblank event. Here it is not | |
805 | * fatal, as we will either wait upon the next vblank interrupt or | |
806 | * timeout. Generally speaking intel_wait_for_vblank() is only | |
807 | * called during modeset at which time the GPU should be idle and | |
808 | * should *not* be performing page flips and thus not waiting on | |
809 | * vblanks... | |
810 | * Currently, the result of us stealing a vblank from the irq | |
811 | * handler is that a single frame will be skipped during swapbuffers. | |
812 | */ | |
813 | I915_WRITE(pipestat_reg, | |
814 | I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS); | |
815 | ||
9d0498a2 | 816 | /* Wait for vblank interrupt bit to set */ |
481b6af3 CW |
817 | if (wait_for(I915_READ(pipestat_reg) & |
818 | PIPE_VBLANK_INTERRUPT_STATUS, | |
819 | 50)) | |
9d0498a2 JB |
820 | DRM_DEBUG_KMS("vblank wait timed out\n"); |
821 | } | |
822 | ||
ab7ad7f6 KP |
823 | /* |
824 | * intel_wait_for_pipe_off - wait for pipe to turn off | |
9d0498a2 JB |
825 | * @dev: drm device |
826 | * @pipe: pipe to wait for | |
827 | * | |
828 | * After disabling a pipe, we can't wait for vblank in the usual way, | |
829 | * spinning on the vblank interrupt status bit, since we won't actually | |
830 | * see an interrupt when the pipe is disabled. | |
831 | * | |
ab7ad7f6 KP |
832 | * On Gen4 and above: |
833 | * wait for the pipe register state bit to turn off | |
834 | * | |
835 | * Otherwise: | |
836 | * wait for the display line value to settle (it usually | |
837 | * ends up stopping at the start of the next frame). | |
58e10eb9 | 838 | * |
9d0498a2 | 839 | */ |
58e10eb9 | 840 | void intel_wait_for_pipe_off(struct drm_device *dev, int pipe) |
9d0498a2 JB |
841 | { |
842 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ab7ad7f6 KP |
843 | |
844 | if (INTEL_INFO(dev)->gen >= 4) { | |
58e10eb9 | 845 | int reg = PIPECONF(pipe); |
ab7ad7f6 KP |
846 | |
847 | /* Wait for the Pipe State to go off */ | |
58e10eb9 CW |
848 | if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0, |
849 | 100)) | |
ab7ad7f6 KP |
850 | DRM_DEBUG_KMS("pipe_off wait timed out\n"); |
851 | } else { | |
852 | u32 last_line; | |
58e10eb9 | 853 | int reg = PIPEDSL(pipe); |
ab7ad7f6 KP |
854 | unsigned long timeout = jiffies + msecs_to_jiffies(100); |
855 | ||
856 | /* Wait for the display line to settle */ | |
857 | do { | |
58e10eb9 | 858 | last_line = I915_READ(reg) & DSL_LINEMASK; |
ab7ad7f6 | 859 | mdelay(5); |
58e10eb9 | 860 | } while (((I915_READ(reg) & DSL_LINEMASK) != last_line) && |
ab7ad7f6 KP |
861 | time_after(timeout, jiffies)); |
862 | if (time_after(jiffies, timeout)) | |
863 | DRM_DEBUG_KMS("pipe_off wait timed out\n"); | |
864 | } | |
79e53945 JB |
865 | } |
866 | ||
b24e7179 JB |
867 | static const char *state_string(bool enabled) |
868 | { | |
869 | return enabled ? "on" : "off"; | |
870 | } | |
871 | ||
872 | /* Only for pre-ILK configs */ | |
873 | static void assert_pll(struct drm_i915_private *dev_priv, | |
874 | enum pipe pipe, bool state) | |
875 | { | |
876 | int reg; | |
877 | u32 val; | |
878 | bool cur_state; | |
879 | ||
880 | reg = DPLL(pipe); | |
881 | val = I915_READ(reg); | |
882 | cur_state = !!(val & DPLL_VCO_ENABLE); | |
883 | WARN(cur_state != state, | |
884 | "PLL state assertion failure (expected %s, current %s)\n", | |
885 | state_string(state), state_string(cur_state)); | |
886 | } | |
887 | #define assert_pll_enabled(d, p) assert_pll(d, p, true) | |
888 | #define assert_pll_disabled(d, p) assert_pll(d, p, false) | |
889 | ||
040484af JB |
890 | /* For ILK+ */ |
891 | static void assert_pch_pll(struct drm_i915_private *dev_priv, | |
ee7b9f93 | 892 | struct intel_crtc *intel_crtc, bool state) |
040484af JB |
893 | { |
894 | int reg; | |
895 | u32 val; | |
896 | bool cur_state; | |
897 | ||
ee7b9f93 JB |
898 | if (!intel_crtc->pch_pll) { |
899 | WARN(1, "asserting PCH PLL enabled with no PLL\n"); | |
900 | return; | |
901 | } | |
902 | ||
d3ccbe86 JB |
903 | if (HAS_PCH_CPT(dev_priv->dev)) { |
904 | u32 pch_dpll; | |
905 | ||
906 | pch_dpll = I915_READ(PCH_DPLL_SEL); | |
907 | ||
908 | /* Make sure the selected PLL is enabled to the transcoder */ | |
ee7b9f93 JB |
909 | WARN(!((pch_dpll >> (4 * intel_crtc->pipe)) & 8), |
910 | "transcoder %d PLL not enabled\n", intel_crtc->pipe); | |
d3ccbe86 JB |
911 | } |
912 | ||
ee7b9f93 | 913 | reg = intel_crtc->pch_pll->pll_reg; |
040484af JB |
914 | val = I915_READ(reg); |
915 | cur_state = !!(val & DPLL_VCO_ENABLE); | |
916 | WARN(cur_state != state, | |
917 | "PCH PLL state assertion failure (expected %s, current %s)\n", | |
918 | state_string(state), state_string(cur_state)); | |
919 | } | |
920 | #define assert_pch_pll_enabled(d, p) assert_pch_pll(d, p, true) | |
921 | #define assert_pch_pll_disabled(d, p) assert_pch_pll(d, p, false) | |
922 | ||
923 | static void assert_fdi_tx(struct drm_i915_private *dev_priv, | |
924 | enum pipe pipe, bool state) | |
925 | { | |
926 | int reg; | |
927 | u32 val; | |
928 | bool cur_state; | |
929 | ||
930 | reg = FDI_TX_CTL(pipe); | |
931 | val = I915_READ(reg); | |
932 | cur_state = !!(val & FDI_TX_ENABLE); | |
933 | WARN(cur_state != state, | |
934 | "FDI TX state assertion failure (expected %s, current %s)\n", | |
935 | state_string(state), state_string(cur_state)); | |
936 | } | |
937 | #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true) | |
938 | #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false) | |
939 | ||
940 | static void assert_fdi_rx(struct drm_i915_private *dev_priv, | |
941 | enum pipe pipe, bool state) | |
942 | { | |
943 | int reg; | |
944 | u32 val; | |
945 | bool cur_state; | |
946 | ||
947 | reg = FDI_RX_CTL(pipe); | |
948 | val = I915_READ(reg); | |
949 | cur_state = !!(val & FDI_RX_ENABLE); | |
950 | WARN(cur_state != state, | |
951 | "FDI RX state assertion failure (expected %s, current %s)\n", | |
952 | state_string(state), state_string(cur_state)); | |
953 | } | |
954 | #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true) | |
955 | #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false) | |
956 | ||
957 | static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv, | |
958 | enum pipe pipe) | |
959 | { | |
960 | int reg; | |
961 | u32 val; | |
962 | ||
963 | /* ILK FDI PLL is always enabled */ | |
964 | if (dev_priv->info->gen == 5) | |
965 | return; | |
966 | ||
967 | reg = FDI_TX_CTL(pipe); | |
968 | val = I915_READ(reg); | |
969 | WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n"); | |
970 | } | |
971 | ||
972 | static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv, | |
973 | enum pipe pipe) | |
974 | { | |
975 | int reg; | |
976 | u32 val; | |
977 | ||
978 | reg = FDI_RX_CTL(pipe); | |
979 | val = I915_READ(reg); | |
980 | WARN(!(val & FDI_RX_PLL_ENABLE), "FDI RX PLL assertion failure, should be active but is disabled\n"); | |
981 | } | |
982 | ||
ea0760cf JB |
983 | static void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
984 | enum pipe pipe) | |
985 | { | |
986 | int pp_reg, lvds_reg; | |
987 | u32 val; | |
988 | enum pipe panel_pipe = PIPE_A; | |
0de3b485 | 989 | bool locked = true; |
ea0760cf JB |
990 | |
991 | if (HAS_PCH_SPLIT(dev_priv->dev)) { | |
992 | pp_reg = PCH_PP_CONTROL; | |
993 | lvds_reg = PCH_LVDS; | |
994 | } else { | |
995 | pp_reg = PP_CONTROL; | |
996 | lvds_reg = LVDS; | |
997 | } | |
998 | ||
999 | val = I915_READ(pp_reg); | |
1000 | if (!(val & PANEL_POWER_ON) || | |
1001 | ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS)) | |
1002 | locked = false; | |
1003 | ||
1004 | if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT) | |
1005 | panel_pipe = PIPE_B; | |
1006 | ||
1007 | WARN(panel_pipe == pipe && locked, | |
1008 | "panel assertion failure, pipe %c regs locked\n", | |
9db4a9c7 | 1009 | pipe_name(pipe)); |
ea0760cf JB |
1010 | } |
1011 | ||
b840d907 JB |
1012 | void assert_pipe(struct drm_i915_private *dev_priv, |
1013 | enum pipe pipe, bool state) | |
b24e7179 JB |
1014 | { |
1015 | int reg; | |
1016 | u32 val; | |
63d7bbe9 | 1017 | bool cur_state; |
b24e7179 | 1018 | |
8e636784 DV |
1019 | /* if we need the pipe A quirk it must be always on */ |
1020 | if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) | |
1021 | state = true; | |
1022 | ||
b24e7179 JB |
1023 | reg = PIPECONF(pipe); |
1024 | val = I915_READ(reg); | |
63d7bbe9 JB |
1025 | cur_state = !!(val & PIPECONF_ENABLE); |
1026 | WARN(cur_state != state, | |
1027 | "pipe %c assertion failure (expected %s, current %s)\n", | |
9db4a9c7 | 1028 | pipe_name(pipe), state_string(state), state_string(cur_state)); |
b24e7179 JB |
1029 | } |
1030 | ||
931872fc CW |
1031 | static void assert_plane(struct drm_i915_private *dev_priv, |
1032 | enum plane plane, bool state) | |
b24e7179 JB |
1033 | { |
1034 | int reg; | |
1035 | u32 val; | |
931872fc | 1036 | bool cur_state; |
b24e7179 JB |
1037 | |
1038 | reg = DSPCNTR(plane); | |
1039 | val = I915_READ(reg); | |
931872fc CW |
1040 | cur_state = !!(val & DISPLAY_PLANE_ENABLE); |
1041 | WARN(cur_state != state, | |
1042 | "plane %c assertion failure (expected %s, current %s)\n", | |
1043 | plane_name(plane), state_string(state), state_string(cur_state)); | |
b24e7179 JB |
1044 | } |
1045 | ||
931872fc CW |
1046 | #define assert_plane_enabled(d, p) assert_plane(d, p, true) |
1047 | #define assert_plane_disabled(d, p) assert_plane(d, p, false) | |
1048 | ||
b24e7179 JB |
1049 | static void assert_planes_disabled(struct drm_i915_private *dev_priv, |
1050 | enum pipe pipe) | |
1051 | { | |
1052 | int reg, i; | |
1053 | u32 val; | |
1054 | int cur_pipe; | |
1055 | ||
19ec1358 | 1056 | /* Planes are fixed to pipes on ILK+ */ |
28c05794 AJ |
1057 | if (HAS_PCH_SPLIT(dev_priv->dev)) { |
1058 | reg = DSPCNTR(pipe); | |
1059 | val = I915_READ(reg); | |
1060 | WARN((val & DISPLAY_PLANE_ENABLE), | |
1061 | "plane %c assertion failure, should be disabled but not\n", | |
1062 | plane_name(pipe)); | |
19ec1358 | 1063 | return; |
28c05794 | 1064 | } |
19ec1358 | 1065 | |
b24e7179 JB |
1066 | /* Need to check both planes against the pipe */ |
1067 | for (i = 0; i < 2; i++) { | |
1068 | reg = DSPCNTR(i); | |
1069 | val = I915_READ(reg); | |
1070 | cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >> | |
1071 | DISPPLANE_SEL_PIPE_SHIFT; | |
1072 | WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe, | |
9db4a9c7 JB |
1073 | "plane %c assertion failure, should be off on pipe %c but is still active\n", |
1074 | plane_name(i), pipe_name(pipe)); | |
b24e7179 JB |
1075 | } |
1076 | } | |
1077 | ||
92f2584a JB |
1078 | static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv) |
1079 | { | |
1080 | u32 val; | |
1081 | bool enabled; | |
1082 | ||
1083 | val = I915_READ(PCH_DREF_CONTROL); | |
1084 | enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK | | |
1085 | DREF_SUPERSPREAD_SOURCE_MASK)); | |
1086 | WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n"); | |
1087 | } | |
1088 | ||
1089 | static void assert_transcoder_disabled(struct drm_i915_private *dev_priv, | |
1090 | enum pipe pipe) | |
1091 | { | |
1092 | int reg; | |
1093 | u32 val; | |
1094 | bool enabled; | |
1095 | ||
1096 | reg = TRANSCONF(pipe); | |
1097 | val = I915_READ(reg); | |
1098 | enabled = !!(val & TRANS_ENABLE); | |
9db4a9c7 JB |
1099 | WARN(enabled, |
1100 | "transcoder assertion failed, should be off on pipe %c but is still active\n", | |
1101 | pipe_name(pipe)); | |
92f2584a JB |
1102 | } |
1103 | ||
4e634389 KP |
1104 | static bool dp_pipe_enabled(struct drm_i915_private *dev_priv, |
1105 | enum pipe pipe, u32 port_sel, u32 val) | |
f0575e92 KP |
1106 | { |
1107 | if ((val & DP_PORT_EN) == 0) | |
1108 | return false; | |
1109 | ||
1110 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1111 | u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe); | |
1112 | u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg); | |
1113 | if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel) | |
1114 | return false; | |
1115 | } else { | |
1116 | if ((val & DP_PIPE_MASK) != (pipe << 30)) | |
1117 | return false; | |
1118 | } | |
1119 | return true; | |
1120 | } | |
1121 | ||
1519b995 KP |
1122 | static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv, |
1123 | enum pipe pipe, u32 val) | |
1124 | { | |
1125 | if ((val & PORT_ENABLE) == 0) | |
1126 | return false; | |
1127 | ||
1128 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1129 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1130 | return false; | |
1131 | } else { | |
1132 | if ((val & TRANSCODER_MASK) != TRANSCODER(pipe)) | |
1133 | return false; | |
1134 | } | |
1135 | return true; | |
1136 | } | |
1137 | ||
1138 | static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv, | |
1139 | enum pipe pipe, u32 val) | |
1140 | { | |
1141 | if ((val & LVDS_PORT_EN) == 0) | |
1142 | return false; | |
1143 | ||
1144 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1145 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1146 | return false; | |
1147 | } else { | |
1148 | if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe)) | |
1149 | return false; | |
1150 | } | |
1151 | return true; | |
1152 | } | |
1153 | ||
1154 | static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv, | |
1155 | enum pipe pipe, u32 val) | |
1156 | { | |
1157 | if ((val & ADPA_DAC_ENABLE) == 0) | |
1158 | return false; | |
1159 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1160 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1161 | return false; | |
1162 | } else { | |
1163 | if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe)) | |
1164 | return false; | |
1165 | } | |
1166 | return true; | |
1167 | } | |
1168 | ||
291906f1 | 1169 | static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, |
f0575e92 | 1170 | enum pipe pipe, int reg, u32 port_sel) |
291906f1 | 1171 | { |
47a05eca | 1172 | u32 val = I915_READ(reg); |
4e634389 | 1173 | WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val), |
291906f1 | 1174 | "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1175 | reg, pipe_name(pipe)); |
291906f1 JB |
1176 | } |
1177 | ||
1178 | static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, | |
1179 | enum pipe pipe, int reg) | |
1180 | { | |
47a05eca | 1181 | u32 val = I915_READ(reg); |
1519b995 | 1182 | WARN(hdmi_pipe_enabled(dev_priv, val, pipe), |
23c99e77 | 1183 | "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1184 | reg, pipe_name(pipe)); |
291906f1 JB |
1185 | } |
1186 | ||
1187 | static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, | |
1188 | enum pipe pipe) | |
1189 | { | |
1190 | int reg; | |
1191 | u32 val; | |
291906f1 | 1192 | |
f0575e92 KP |
1193 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1194 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1195 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
291906f1 JB |
1196 | |
1197 | reg = PCH_ADPA; | |
1198 | val = I915_READ(reg); | |
1519b995 | 1199 | WARN(adpa_pipe_enabled(dev_priv, val, pipe), |
291906f1 | 1200 | "PCH VGA enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1201 | pipe_name(pipe)); |
291906f1 JB |
1202 | |
1203 | reg = PCH_LVDS; | |
1204 | val = I915_READ(reg); | |
1519b995 | 1205 | WARN(lvds_pipe_enabled(dev_priv, val, pipe), |
291906f1 | 1206 | "PCH LVDS enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1207 | pipe_name(pipe)); |
291906f1 JB |
1208 | |
1209 | assert_pch_hdmi_disabled(dev_priv, pipe, HDMIB); | |
1210 | assert_pch_hdmi_disabled(dev_priv, pipe, HDMIC); | |
1211 | assert_pch_hdmi_disabled(dev_priv, pipe, HDMID); | |
1212 | } | |
1213 | ||
63d7bbe9 JB |
1214 | /** |
1215 | * intel_enable_pll - enable a PLL | |
1216 | * @dev_priv: i915 private structure | |
1217 | * @pipe: pipe PLL to enable | |
1218 | * | |
1219 | * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to | |
1220 | * make sure the PLL reg is writable first though, since the panel write | |
1221 | * protect mechanism may be enabled. | |
1222 | * | |
1223 | * Note! This is for pre-ILK only. | |
1224 | */ | |
1225 | static void intel_enable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) | |
1226 | { | |
1227 | int reg; | |
1228 | u32 val; | |
1229 | ||
1230 | /* No really, not for ILK+ */ | |
1231 | BUG_ON(dev_priv->info->gen >= 5); | |
1232 | ||
1233 | /* PLL is protected by panel, make sure we can write it */ | |
1234 | if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev)) | |
1235 | assert_panel_unlocked(dev_priv, pipe); | |
1236 | ||
1237 | reg = DPLL(pipe); | |
1238 | val = I915_READ(reg); | |
1239 | val |= DPLL_VCO_ENABLE; | |
1240 | ||
1241 | /* We do this three times for luck */ | |
1242 | I915_WRITE(reg, val); | |
1243 | POSTING_READ(reg); | |
1244 | udelay(150); /* wait for warmup */ | |
1245 | I915_WRITE(reg, val); | |
1246 | POSTING_READ(reg); | |
1247 | udelay(150); /* wait for warmup */ | |
1248 | I915_WRITE(reg, val); | |
1249 | POSTING_READ(reg); | |
1250 | udelay(150); /* wait for warmup */ | |
1251 | } | |
1252 | ||
1253 | /** | |
1254 | * intel_disable_pll - disable a PLL | |
1255 | * @dev_priv: i915 private structure | |
1256 | * @pipe: pipe PLL to disable | |
1257 | * | |
1258 | * Disable the PLL for @pipe, making sure the pipe is off first. | |
1259 | * | |
1260 | * Note! This is for pre-ILK only. | |
1261 | */ | |
1262 | static void intel_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) | |
1263 | { | |
1264 | int reg; | |
1265 | u32 val; | |
1266 | ||
1267 | /* Don't disable pipe A or pipe A PLLs if needed */ | |
1268 | if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE)) | |
1269 | return; | |
1270 | ||
1271 | /* Make sure the pipe isn't still relying on us */ | |
1272 | assert_pipe_disabled(dev_priv, pipe); | |
1273 | ||
1274 | reg = DPLL(pipe); | |
1275 | val = I915_READ(reg); | |
1276 | val &= ~DPLL_VCO_ENABLE; | |
1277 | I915_WRITE(reg, val); | |
1278 | POSTING_READ(reg); | |
1279 | } | |
1280 | ||
92f2584a JB |
1281 | /** |
1282 | * intel_enable_pch_pll - enable PCH PLL | |
1283 | * @dev_priv: i915 private structure | |
1284 | * @pipe: pipe PLL to enable | |
1285 | * | |
1286 | * The PCH PLL needs to be enabled before the PCH transcoder, since it | |
1287 | * drives the transcoder clock. | |
1288 | */ | |
ee7b9f93 | 1289 | static void intel_enable_pch_pll(struct intel_crtc *intel_crtc) |
92f2584a | 1290 | { |
ee7b9f93 JB |
1291 | struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private; |
1292 | struct intel_pch_pll *pll = intel_crtc->pch_pll; | |
92f2584a JB |
1293 | int reg; |
1294 | u32 val; | |
1295 | ||
1296 | /* PCH only available on ILK+ */ | |
1297 | BUG_ON(dev_priv->info->gen < 5); | |
ee7b9f93 JB |
1298 | BUG_ON(pll == NULL); |
1299 | BUG_ON(pll->refcount == 0); | |
1300 | ||
1301 | DRM_DEBUG_KMS("enable PCH PLL %x (active %d, on? %d)for crtc %d\n", | |
1302 | pll->pll_reg, pll->active, pll->on, | |
1303 | intel_crtc->base.base.id); | |
92f2584a JB |
1304 | |
1305 | /* PCH refclock must be enabled first */ | |
1306 | assert_pch_refclk_enabled(dev_priv); | |
1307 | ||
ee7b9f93 JB |
1308 | if (pll->active++ && pll->on) { |
1309 | assert_pch_pll_enabled(dev_priv, intel_crtc); | |
1310 | return; | |
1311 | } | |
1312 | ||
1313 | DRM_DEBUG_KMS("enabling PCH PLL %x\n", pll->pll_reg); | |
1314 | ||
1315 | reg = pll->pll_reg; | |
92f2584a JB |
1316 | val = I915_READ(reg); |
1317 | val |= DPLL_VCO_ENABLE; | |
1318 | I915_WRITE(reg, val); | |
1319 | POSTING_READ(reg); | |
1320 | udelay(200); | |
ee7b9f93 JB |
1321 | |
1322 | pll->on = true; | |
92f2584a JB |
1323 | } |
1324 | ||
ee7b9f93 | 1325 | static void intel_disable_pch_pll(struct intel_crtc *intel_crtc) |
92f2584a | 1326 | { |
ee7b9f93 JB |
1327 | struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private; |
1328 | struct intel_pch_pll *pll = intel_crtc->pch_pll; | |
92f2584a | 1329 | int reg; |
ee7b9f93 | 1330 | u32 val; |
4c609cb8 | 1331 | |
92f2584a JB |
1332 | /* PCH only available on ILK+ */ |
1333 | BUG_ON(dev_priv->info->gen < 5); | |
ee7b9f93 JB |
1334 | if (pll == NULL) |
1335 | return; | |
92f2584a | 1336 | |
ee7b9f93 | 1337 | BUG_ON(pll->refcount == 0); |
7a419866 | 1338 | |
ee7b9f93 JB |
1339 | DRM_DEBUG_KMS("disable PCH PLL %x (active %d, on? %d) for crtc %d\n", |
1340 | pll->pll_reg, pll->active, pll->on, | |
1341 | intel_crtc->base.base.id); | |
7a419866 | 1342 | |
ee7b9f93 JB |
1343 | BUG_ON(pll->active == 0); |
1344 | if (--pll->active) { | |
1345 | assert_pch_pll_enabled(dev_priv, intel_crtc); | |
7a419866 | 1346 | return; |
ee7b9f93 JB |
1347 | } |
1348 | ||
1349 | DRM_DEBUG_KMS("disabling PCH PLL %x\n", pll->pll_reg); | |
1350 | ||
1351 | /* Make sure transcoder isn't still depending on us */ | |
1352 | assert_transcoder_disabled(dev_priv, intel_crtc->pipe); | |
7a419866 | 1353 | |
ee7b9f93 | 1354 | reg = pll->pll_reg; |
92f2584a JB |
1355 | val = I915_READ(reg); |
1356 | val &= ~DPLL_VCO_ENABLE; | |
1357 | I915_WRITE(reg, val); | |
1358 | POSTING_READ(reg); | |
1359 | udelay(200); | |
ee7b9f93 JB |
1360 | |
1361 | pll->on = false; | |
92f2584a JB |
1362 | } |
1363 | ||
040484af JB |
1364 | static void intel_enable_transcoder(struct drm_i915_private *dev_priv, |
1365 | enum pipe pipe) | |
1366 | { | |
1367 | int reg; | |
5f7f726d | 1368 | u32 val, pipeconf_val; |
7c26e5c6 | 1369 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
040484af JB |
1370 | |
1371 | /* PCH only available on ILK+ */ | |
1372 | BUG_ON(dev_priv->info->gen < 5); | |
1373 | ||
1374 | /* Make sure PCH DPLL is enabled */ | |
ee7b9f93 | 1375 | assert_pch_pll_enabled(dev_priv, to_intel_crtc(crtc)); |
040484af JB |
1376 | |
1377 | /* FDI must be feeding us bits for PCH ports */ | |
1378 | assert_fdi_tx_enabled(dev_priv, pipe); | |
1379 | assert_fdi_rx_enabled(dev_priv, pipe); | |
1380 | ||
1381 | reg = TRANSCONF(pipe); | |
1382 | val = I915_READ(reg); | |
5f7f726d | 1383 | pipeconf_val = I915_READ(PIPECONF(pipe)); |
e9bcff5c JB |
1384 | |
1385 | if (HAS_PCH_IBX(dev_priv->dev)) { | |
1386 | /* | |
1387 | * make the BPC in transcoder be consistent with | |
1388 | * that in pipeconf reg. | |
1389 | */ | |
1390 | val &= ~PIPE_BPC_MASK; | |
5f7f726d | 1391 | val |= pipeconf_val & PIPE_BPC_MASK; |
e9bcff5c | 1392 | } |
5f7f726d PZ |
1393 | |
1394 | val &= ~TRANS_INTERLACE_MASK; | |
1395 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK) | |
7c26e5c6 PZ |
1396 | if (HAS_PCH_IBX(dev_priv->dev) && |
1397 | intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) | |
1398 | val |= TRANS_LEGACY_INTERLACED_ILK; | |
1399 | else | |
1400 | val |= TRANS_INTERLACED; | |
5f7f726d PZ |
1401 | else |
1402 | val |= TRANS_PROGRESSIVE; | |
1403 | ||
040484af JB |
1404 | I915_WRITE(reg, val | TRANS_ENABLE); |
1405 | if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100)) | |
1406 | DRM_ERROR("failed to enable transcoder %d\n", pipe); | |
1407 | } | |
1408 | ||
1409 | static void intel_disable_transcoder(struct drm_i915_private *dev_priv, | |
1410 | enum pipe pipe) | |
1411 | { | |
1412 | int reg; | |
1413 | u32 val; | |
1414 | ||
1415 | /* FDI relies on the transcoder */ | |
1416 | assert_fdi_tx_disabled(dev_priv, pipe); | |
1417 | assert_fdi_rx_disabled(dev_priv, pipe); | |
1418 | ||
291906f1 JB |
1419 | /* Ports must be off as well */ |
1420 | assert_pch_ports_disabled(dev_priv, pipe); | |
1421 | ||
040484af JB |
1422 | reg = TRANSCONF(pipe); |
1423 | val = I915_READ(reg); | |
1424 | val &= ~TRANS_ENABLE; | |
1425 | I915_WRITE(reg, val); | |
1426 | /* wait for PCH transcoder off, transcoder state */ | |
1427 | if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50)) | |
4c9c18c2 | 1428 | DRM_ERROR("failed to disable transcoder %d\n", pipe); |
040484af JB |
1429 | } |
1430 | ||
b24e7179 | 1431 | /** |
309cfea8 | 1432 | * intel_enable_pipe - enable a pipe, asserting requirements |
b24e7179 JB |
1433 | * @dev_priv: i915 private structure |
1434 | * @pipe: pipe to enable | |
040484af | 1435 | * @pch_port: on ILK+, is this pipe driving a PCH port or not |
b24e7179 JB |
1436 | * |
1437 | * Enable @pipe, making sure that various hardware specific requirements | |
1438 | * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc. | |
1439 | * | |
1440 | * @pipe should be %PIPE_A or %PIPE_B. | |
1441 | * | |
1442 | * Will wait until the pipe is actually running (i.e. first vblank) before | |
1443 | * returning. | |
1444 | */ | |
040484af JB |
1445 | static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, |
1446 | bool pch_port) | |
b24e7179 JB |
1447 | { |
1448 | int reg; | |
1449 | u32 val; | |
1450 | ||
1451 | /* | |
1452 | * A pipe without a PLL won't actually be able to drive bits from | |
1453 | * a plane. On ILK+ the pipe PLLs are integrated, so we don't | |
1454 | * need the check. | |
1455 | */ | |
1456 | if (!HAS_PCH_SPLIT(dev_priv->dev)) | |
1457 | assert_pll_enabled(dev_priv, pipe); | |
040484af JB |
1458 | else { |
1459 | if (pch_port) { | |
1460 | /* if driving the PCH, we need FDI enabled */ | |
1461 | assert_fdi_rx_pll_enabled(dev_priv, pipe); | |
1462 | assert_fdi_tx_pll_enabled(dev_priv, pipe); | |
1463 | } | |
1464 | /* FIXME: assert CPU port conditions for SNB+ */ | |
1465 | } | |
b24e7179 JB |
1466 | |
1467 | reg = PIPECONF(pipe); | |
1468 | val = I915_READ(reg); | |
00d70b15 CW |
1469 | if (val & PIPECONF_ENABLE) |
1470 | return; | |
1471 | ||
1472 | I915_WRITE(reg, val | PIPECONF_ENABLE); | |
b24e7179 JB |
1473 | intel_wait_for_vblank(dev_priv->dev, pipe); |
1474 | } | |
1475 | ||
1476 | /** | |
309cfea8 | 1477 | * intel_disable_pipe - disable a pipe, asserting requirements |
b24e7179 JB |
1478 | * @dev_priv: i915 private structure |
1479 | * @pipe: pipe to disable | |
1480 | * | |
1481 | * Disable @pipe, making sure that various hardware specific requirements | |
1482 | * are met, if applicable, e.g. plane disabled, panel fitter off, etc. | |
1483 | * | |
1484 | * @pipe should be %PIPE_A or %PIPE_B. | |
1485 | * | |
1486 | * Will wait until the pipe has shut down before returning. | |
1487 | */ | |
1488 | static void intel_disable_pipe(struct drm_i915_private *dev_priv, | |
1489 | enum pipe pipe) | |
1490 | { | |
1491 | int reg; | |
1492 | u32 val; | |
1493 | ||
1494 | /* | |
1495 | * Make sure planes won't keep trying to pump pixels to us, | |
1496 | * or we might hang the display. | |
1497 | */ | |
1498 | assert_planes_disabled(dev_priv, pipe); | |
1499 | ||
1500 | /* Don't disable pipe A or pipe A PLLs if needed */ | |
1501 | if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE)) | |
1502 | return; | |
1503 | ||
1504 | reg = PIPECONF(pipe); | |
1505 | val = I915_READ(reg); | |
00d70b15 CW |
1506 | if ((val & PIPECONF_ENABLE) == 0) |
1507 | return; | |
1508 | ||
1509 | I915_WRITE(reg, val & ~PIPECONF_ENABLE); | |
b24e7179 JB |
1510 | intel_wait_for_pipe_off(dev_priv->dev, pipe); |
1511 | } | |
1512 | ||
d74362c9 KP |
1513 | /* |
1514 | * Plane regs are double buffered, going from enabled->disabled needs a | |
1515 | * trigger in order to latch. The display address reg provides this. | |
1516 | */ | |
6f1d69b0 | 1517 | void intel_flush_display_plane(struct drm_i915_private *dev_priv, |
d74362c9 KP |
1518 | enum plane plane) |
1519 | { | |
1520 | I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane))); | |
1521 | I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane))); | |
1522 | } | |
1523 | ||
b24e7179 JB |
1524 | /** |
1525 | * intel_enable_plane - enable a display plane on a given pipe | |
1526 | * @dev_priv: i915 private structure | |
1527 | * @plane: plane to enable | |
1528 | * @pipe: pipe being fed | |
1529 | * | |
1530 | * Enable @plane on @pipe, making sure that @pipe is running first. | |
1531 | */ | |
1532 | static void intel_enable_plane(struct drm_i915_private *dev_priv, | |
1533 | enum plane plane, enum pipe pipe) | |
1534 | { | |
1535 | int reg; | |
1536 | u32 val; | |
1537 | ||
1538 | /* If the pipe isn't enabled, we can't pump pixels and may hang */ | |
1539 | assert_pipe_enabled(dev_priv, pipe); | |
1540 | ||
1541 | reg = DSPCNTR(plane); | |
1542 | val = I915_READ(reg); | |
00d70b15 CW |
1543 | if (val & DISPLAY_PLANE_ENABLE) |
1544 | return; | |
1545 | ||
1546 | I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE); | |
d74362c9 | 1547 | intel_flush_display_plane(dev_priv, plane); |
b24e7179 JB |
1548 | intel_wait_for_vblank(dev_priv->dev, pipe); |
1549 | } | |
1550 | ||
b24e7179 JB |
1551 | /** |
1552 | * intel_disable_plane - disable a display plane | |
1553 | * @dev_priv: i915 private structure | |
1554 | * @plane: plane to disable | |
1555 | * @pipe: pipe consuming the data | |
1556 | * | |
1557 | * Disable @plane; should be an independent operation. | |
1558 | */ | |
1559 | static void intel_disable_plane(struct drm_i915_private *dev_priv, | |
1560 | enum plane plane, enum pipe pipe) | |
1561 | { | |
1562 | int reg; | |
1563 | u32 val; | |
1564 | ||
1565 | reg = DSPCNTR(plane); | |
1566 | val = I915_READ(reg); | |
00d70b15 CW |
1567 | if ((val & DISPLAY_PLANE_ENABLE) == 0) |
1568 | return; | |
1569 | ||
1570 | I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE); | |
b24e7179 JB |
1571 | intel_flush_display_plane(dev_priv, plane); |
1572 | intel_wait_for_vblank(dev_priv->dev, pipe); | |
1573 | } | |
1574 | ||
47a05eca | 1575 | static void disable_pch_dp(struct drm_i915_private *dev_priv, |
f0575e92 | 1576 | enum pipe pipe, int reg, u32 port_sel) |
47a05eca JB |
1577 | { |
1578 | u32 val = I915_READ(reg); | |
4e634389 | 1579 | if (dp_pipe_enabled(dev_priv, pipe, port_sel, val)) { |
f0575e92 | 1580 | DRM_DEBUG_KMS("Disabling pch dp %x on pipe %d\n", reg, pipe); |
47a05eca | 1581 | I915_WRITE(reg, val & ~DP_PORT_EN); |
f0575e92 | 1582 | } |
47a05eca JB |
1583 | } |
1584 | ||
1585 | static void disable_pch_hdmi(struct drm_i915_private *dev_priv, | |
1586 | enum pipe pipe, int reg) | |
1587 | { | |
1588 | u32 val = I915_READ(reg); | |
1519b995 | 1589 | if (hdmi_pipe_enabled(dev_priv, val, pipe)) { |
f0575e92 KP |
1590 | DRM_DEBUG_KMS("Disabling pch HDMI %x on pipe %d\n", |
1591 | reg, pipe); | |
47a05eca | 1592 | I915_WRITE(reg, val & ~PORT_ENABLE); |
f0575e92 | 1593 | } |
47a05eca JB |
1594 | } |
1595 | ||
1596 | /* Disable any ports connected to this transcoder */ | |
1597 | static void intel_disable_pch_ports(struct drm_i915_private *dev_priv, | |
1598 | enum pipe pipe) | |
1599 | { | |
1600 | u32 reg, val; | |
1601 | ||
1602 | val = I915_READ(PCH_PP_CONTROL); | |
1603 | I915_WRITE(PCH_PP_CONTROL, val | PANEL_UNLOCK_REGS); | |
1604 | ||
f0575e92 KP |
1605 | disable_pch_dp(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1606 | disable_pch_dp(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1607 | disable_pch_dp(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
47a05eca JB |
1608 | |
1609 | reg = PCH_ADPA; | |
1610 | val = I915_READ(reg); | |
1519b995 | 1611 | if (adpa_pipe_enabled(dev_priv, val, pipe)) |
47a05eca JB |
1612 | I915_WRITE(reg, val & ~ADPA_DAC_ENABLE); |
1613 | ||
1614 | reg = PCH_LVDS; | |
1615 | val = I915_READ(reg); | |
1519b995 KP |
1616 | if (lvds_pipe_enabled(dev_priv, val, pipe)) { |
1617 | DRM_DEBUG_KMS("disable lvds on pipe %d val 0x%08x\n", pipe, val); | |
47a05eca JB |
1618 | I915_WRITE(reg, val & ~LVDS_PORT_EN); |
1619 | POSTING_READ(reg); | |
1620 | udelay(100); | |
1621 | } | |
1622 | ||
1623 | disable_pch_hdmi(dev_priv, pipe, HDMIB); | |
1624 | disable_pch_hdmi(dev_priv, pipe, HDMIC); | |
1625 | disable_pch_hdmi(dev_priv, pipe, HDMID); | |
1626 | } | |
1627 | ||
127bd2ac | 1628 | int |
48b956c5 | 1629 | intel_pin_and_fence_fb_obj(struct drm_device *dev, |
05394f39 | 1630 | struct drm_i915_gem_object *obj, |
919926ae | 1631 | struct intel_ring_buffer *pipelined) |
6b95a207 | 1632 | { |
ce453d81 | 1633 | struct drm_i915_private *dev_priv = dev->dev_private; |
6b95a207 KH |
1634 | u32 alignment; |
1635 | int ret; | |
1636 | ||
05394f39 | 1637 | switch (obj->tiling_mode) { |
6b95a207 | 1638 | case I915_TILING_NONE: |
534843da CW |
1639 | if (IS_BROADWATER(dev) || IS_CRESTLINE(dev)) |
1640 | alignment = 128 * 1024; | |
a6c45cf0 | 1641 | else if (INTEL_INFO(dev)->gen >= 4) |
534843da CW |
1642 | alignment = 4 * 1024; |
1643 | else | |
1644 | alignment = 64 * 1024; | |
6b95a207 KH |
1645 | break; |
1646 | case I915_TILING_X: | |
1647 | /* pin() will align the object as required by fence */ | |
1648 | alignment = 0; | |
1649 | break; | |
1650 | case I915_TILING_Y: | |
1651 | /* FIXME: Is this true? */ | |
1652 | DRM_ERROR("Y tiled not allowed for scan out buffers\n"); | |
1653 | return -EINVAL; | |
1654 | default: | |
1655 | BUG(); | |
1656 | } | |
1657 | ||
ce453d81 | 1658 | dev_priv->mm.interruptible = false; |
2da3b9b9 | 1659 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined); |
48b956c5 | 1660 | if (ret) |
ce453d81 | 1661 | goto err_interruptible; |
6b95a207 KH |
1662 | |
1663 | /* Install a fence for tiled scan-out. Pre-i965 always needs a | |
1664 | * fence, whereas 965+ only requires a fence if using | |
1665 | * framebuffer compression. For simplicity, we always install | |
1666 | * a fence as the cost is not that onerous. | |
1667 | */ | |
06d98131 | 1668 | ret = i915_gem_object_get_fence(obj); |
9a5a53b3 CW |
1669 | if (ret) |
1670 | goto err_unpin; | |
1690e1eb | 1671 | |
9a5a53b3 | 1672 | i915_gem_object_pin_fence(obj); |
6b95a207 | 1673 | |
ce453d81 | 1674 | dev_priv->mm.interruptible = true; |
6b95a207 | 1675 | return 0; |
48b956c5 CW |
1676 | |
1677 | err_unpin: | |
1678 | i915_gem_object_unpin(obj); | |
ce453d81 CW |
1679 | err_interruptible: |
1680 | dev_priv->mm.interruptible = true; | |
48b956c5 | 1681 | return ret; |
6b95a207 KH |
1682 | } |
1683 | ||
1690e1eb CW |
1684 | void intel_unpin_fb_obj(struct drm_i915_gem_object *obj) |
1685 | { | |
1686 | i915_gem_object_unpin_fence(obj); | |
1687 | i915_gem_object_unpin(obj); | |
1688 | } | |
1689 | ||
17638cd6 JB |
1690 | static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
1691 | int x, int y) | |
81255565 JB |
1692 | { |
1693 | struct drm_device *dev = crtc->dev; | |
1694 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1695 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1696 | struct intel_framebuffer *intel_fb; | |
05394f39 | 1697 | struct drm_i915_gem_object *obj; |
81255565 JB |
1698 | int plane = intel_crtc->plane; |
1699 | unsigned long Start, Offset; | |
81255565 | 1700 | u32 dspcntr; |
5eddb70b | 1701 | u32 reg; |
81255565 JB |
1702 | |
1703 | switch (plane) { | |
1704 | case 0: | |
1705 | case 1: | |
1706 | break; | |
1707 | default: | |
1708 | DRM_ERROR("Can't update plane %d in SAREA\n", plane); | |
1709 | return -EINVAL; | |
1710 | } | |
1711 | ||
1712 | intel_fb = to_intel_framebuffer(fb); | |
1713 | obj = intel_fb->obj; | |
81255565 | 1714 | |
5eddb70b CW |
1715 | reg = DSPCNTR(plane); |
1716 | dspcntr = I915_READ(reg); | |
81255565 JB |
1717 | /* Mask out pixel format bits in case we change it */ |
1718 | dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; | |
1719 | switch (fb->bits_per_pixel) { | |
1720 | case 8: | |
1721 | dspcntr |= DISPPLANE_8BPP; | |
1722 | break; | |
1723 | case 16: | |
1724 | if (fb->depth == 15) | |
1725 | dspcntr |= DISPPLANE_15_16BPP; | |
1726 | else | |
1727 | dspcntr |= DISPPLANE_16BPP; | |
1728 | break; | |
1729 | case 24: | |
1730 | case 32: | |
1731 | dspcntr |= DISPPLANE_32BPP_NO_ALPHA; | |
1732 | break; | |
1733 | default: | |
17638cd6 | 1734 | DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel); |
81255565 JB |
1735 | return -EINVAL; |
1736 | } | |
a6c45cf0 | 1737 | if (INTEL_INFO(dev)->gen >= 4) { |
05394f39 | 1738 | if (obj->tiling_mode != I915_TILING_NONE) |
81255565 JB |
1739 | dspcntr |= DISPPLANE_TILED; |
1740 | else | |
1741 | dspcntr &= ~DISPPLANE_TILED; | |
1742 | } | |
1743 | ||
5eddb70b | 1744 | I915_WRITE(reg, dspcntr); |
81255565 | 1745 | |
05394f39 | 1746 | Start = obj->gtt_offset; |
01f2c773 | 1747 | Offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); |
81255565 | 1748 | |
4e6cfefc | 1749 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", |
01f2c773 VS |
1750 | Start, Offset, x, y, fb->pitches[0]); |
1751 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); | |
a6c45cf0 | 1752 | if (INTEL_INFO(dev)->gen >= 4) { |
446f2545 | 1753 | I915_MODIFY_DISPBASE(DSPSURF(plane), Start); |
5eddb70b CW |
1754 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); |
1755 | I915_WRITE(DSPADDR(plane), Offset); | |
1756 | } else | |
1757 | I915_WRITE(DSPADDR(plane), Start + Offset); | |
1758 | POSTING_READ(reg); | |
81255565 | 1759 | |
17638cd6 JB |
1760 | return 0; |
1761 | } | |
1762 | ||
1763 | static int ironlake_update_plane(struct drm_crtc *crtc, | |
1764 | struct drm_framebuffer *fb, int x, int y) | |
1765 | { | |
1766 | struct drm_device *dev = crtc->dev; | |
1767 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1768 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1769 | struct intel_framebuffer *intel_fb; | |
1770 | struct drm_i915_gem_object *obj; | |
1771 | int plane = intel_crtc->plane; | |
1772 | unsigned long Start, Offset; | |
1773 | u32 dspcntr; | |
1774 | u32 reg; | |
1775 | ||
1776 | switch (plane) { | |
1777 | case 0: | |
1778 | case 1: | |
27f8227b | 1779 | case 2: |
17638cd6 JB |
1780 | break; |
1781 | default: | |
1782 | DRM_ERROR("Can't update plane %d in SAREA\n", plane); | |
1783 | return -EINVAL; | |
1784 | } | |
1785 | ||
1786 | intel_fb = to_intel_framebuffer(fb); | |
1787 | obj = intel_fb->obj; | |
1788 | ||
1789 | reg = DSPCNTR(plane); | |
1790 | dspcntr = I915_READ(reg); | |
1791 | /* Mask out pixel format bits in case we change it */ | |
1792 | dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; | |
1793 | switch (fb->bits_per_pixel) { | |
1794 | case 8: | |
1795 | dspcntr |= DISPPLANE_8BPP; | |
1796 | break; | |
1797 | case 16: | |
1798 | if (fb->depth != 16) | |
1799 | return -EINVAL; | |
1800 | ||
1801 | dspcntr |= DISPPLANE_16BPP; | |
1802 | break; | |
1803 | case 24: | |
1804 | case 32: | |
1805 | if (fb->depth == 24) | |
1806 | dspcntr |= DISPPLANE_32BPP_NO_ALPHA; | |
1807 | else if (fb->depth == 30) | |
1808 | dspcntr |= DISPPLANE_32BPP_30BIT_NO_ALPHA; | |
1809 | else | |
1810 | return -EINVAL; | |
1811 | break; | |
1812 | default: | |
1813 | DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel); | |
1814 | return -EINVAL; | |
1815 | } | |
1816 | ||
1817 | if (obj->tiling_mode != I915_TILING_NONE) | |
1818 | dspcntr |= DISPPLANE_TILED; | |
1819 | else | |
1820 | dspcntr &= ~DISPPLANE_TILED; | |
1821 | ||
1822 | /* must disable */ | |
1823 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
1824 | ||
1825 | I915_WRITE(reg, dspcntr); | |
1826 | ||
1827 | Start = obj->gtt_offset; | |
01f2c773 | 1828 | Offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); |
17638cd6 JB |
1829 | |
1830 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", | |
01f2c773 VS |
1831 | Start, Offset, x, y, fb->pitches[0]); |
1832 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); | |
446f2545 | 1833 | I915_MODIFY_DISPBASE(DSPSURF(plane), Start); |
17638cd6 JB |
1834 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); |
1835 | I915_WRITE(DSPADDR(plane), Offset); | |
1836 | POSTING_READ(reg); | |
1837 | ||
1838 | return 0; | |
1839 | } | |
1840 | ||
1841 | /* Assume fb object is pinned & idle & fenced and just update base pointers */ | |
1842 | static int | |
1843 | intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb, | |
1844 | int x, int y, enum mode_set_atomic state) | |
1845 | { | |
1846 | struct drm_device *dev = crtc->dev; | |
1847 | struct drm_i915_private *dev_priv = dev->dev_private; | |
17638cd6 | 1848 | |
6b8e6ed0 CW |
1849 | if (dev_priv->display.disable_fbc) |
1850 | dev_priv->display.disable_fbc(dev); | |
3dec0095 | 1851 | intel_increase_pllclock(crtc); |
81255565 | 1852 | |
6b8e6ed0 | 1853 | return dev_priv->display.update_plane(crtc, fb, x, y); |
81255565 JB |
1854 | } |
1855 | ||
14667a4b CW |
1856 | static int |
1857 | intel_finish_fb(struct drm_framebuffer *old_fb) | |
1858 | { | |
1859 | struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj; | |
1860 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
1861 | bool was_interruptible = dev_priv->mm.interruptible; | |
1862 | int ret; | |
1863 | ||
1864 | wait_event(dev_priv->pending_flip_queue, | |
1865 | atomic_read(&dev_priv->mm.wedged) || | |
1866 | atomic_read(&obj->pending_flip) == 0); | |
1867 | ||
1868 | /* Big Hammer, we also need to ensure that any pending | |
1869 | * MI_WAIT_FOR_EVENT inside a user batch buffer on the | |
1870 | * current scanout is retired before unpinning the old | |
1871 | * framebuffer. | |
1872 | * | |
1873 | * This should only fail upon a hung GPU, in which case we | |
1874 | * can safely continue. | |
1875 | */ | |
1876 | dev_priv->mm.interruptible = false; | |
1877 | ret = i915_gem_object_finish_gpu(obj); | |
1878 | dev_priv->mm.interruptible = was_interruptible; | |
1879 | ||
1880 | return ret; | |
1881 | } | |
1882 | ||
5c3b82e2 | 1883 | static int |
3c4fdcfb KH |
1884 | intel_pipe_set_base(struct drm_crtc *crtc, int x, int y, |
1885 | struct drm_framebuffer *old_fb) | |
79e53945 JB |
1886 | { |
1887 | struct drm_device *dev = crtc->dev; | |
6b8e6ed0 | 1888 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 JB |
1889 | struct drm_i915_master_private *master_priv; |
1890 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5c3b82e2 | 1891 | int ret; |
79e53945 JB |
1892 | |
1893 | /* no fb bound */ | |
1894 | if (!crtc->fb) { | |
a5071c2f | 1895 | DRM_ERROR("No FB bound\n"); |
5c3b82e2 CW |
1896 | return 0; |
1897 | } | |
1898 | ||
265db958 | 1899 | switch (intel_crtc->plane) { |
5c3b82e2 CW |
1900 | case 0: |
1901 | case 1: | |
1902 | break; | |
27f8227b JB |
1903 | case 2: |
1904 | if (IS_IVYBRIDGE(dev)) | |
1905 | break; | |
1906 | /* fall through otherwise */ | |
5c3b82e2 | 1907 | default: |
a5071c2f | 1908 | DRM_ERROR("no plane for crtc\n"); |
5c3b82e2 | 1909 | return -EINVAL; |
79e53945 JB |
1910 | } |
1911 | ||
5c3b82e2 | 1912 | mutex_lock(&dev->struct_mutex); |
265db958 CW |
1913 | ret = intel_pin_and_fence_fb_obj(dev, |
1914 | to_intel_framebuffer(crtc->fb)->obj, | |
919926ae | 1915 | NULL); |
5c3b82e2 CW |
1916 | if (ret != 0) { |
1917 | mutex_unlock(&dev->struct_mutex); | |
a5071c2f | 1918 | DRM_ERROR("pin & fence failed\n"); |
5c3b82e2 CW |
1919 | return ret; |
1920 | } | |
79e53945 | 1921 | |
14667a4b CW |
1922 | if (old_fb) |
1923 | intel_finish_fb(old_fb); | |
265db958 | 1924 | |
6b8e6ed0 | 1925 | ret = dev_priv->display.update_plane(crtc, crtc->fb, x, y); |
4e6cfefc | 1926 | if (ret) { |
1690e1eb | 1927 | intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj); |
5c3b82e2 | 1928 | mutex_unlock(&dev->struct_mutex); |
a5071c2f | 1929 | DRM_ERROR("failed to update base address\n"); |
4e6cfefc | 1930 | return ret; |
79e53945 | 1931 | } |
3c4fdcfb | 1932 | |
b7f1de28 CW |
1933 | if (old_fb) { |
1934 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
1690e1eb | 1935 | intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj); |
b7f1de28 | 1936 | } |
652c393a | 1937 | |
6b8e6ed0 | 1938 | intel_update_fbc(dev); |
5c3b82e2 | 1939 | mutex_unlock(&dev->struct_mutex); |
79e53945 JB |
1940 | |
1941 | if (!dev->primary->master) | |
5c3b82e2 | 1942 | return 0; |
79e53945 JB |
1943 | |
1944 | master_priv = dev->primary->master->driver_priv; | |
1945 | if (!master_priv->sarea_priv) | |
5c3b82e2 | 1946 | return 0; |
79e53945 | 1947 | |
265db958 | 1948 | if (intel_crtc->pipe) { |
79e53945 JB |
1949 | master_priv->sarea_priv->pipeB_x = x; |
1950 | master_priv->sarea_priv->pipeB_y = y; | |
5c3b82e2 CW |
1951 | } else { |
1952 | master_priv->sarea_priv->pipeA_x = x; | |
1953 | master_priv->sarea_priv->pipeA_y = y; | |
79e53945 | 1954 | } |
5c3b82e2 CW |
1955 | |
1956 | return 0; | |
79e53945 JB |
1957 | } |
1958 | ||
5eddb70b | 1959 | static void ironlake_set_pll_edp(struct drm_crtc *crtc, int clock) |
32f9d658 ZW |
1960 | { |
1961 | struct drm_device *dev = crtc->dev; | |
1962 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1963 | u32 dpa_ctl; | |
1964 | ||
28c97730 | 1965 | DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock); |
32f9d658 ZW |
1966 | dpa_ctl = I915_READ(DP_A); |
1967 | dpa_ctl &= ~DP_PLL_FREQ_MASK; | |
1968 | ||
1969 | if (clock < 200000) { | |
1970 | u32 temp; | |
1971 | dpa_ctl |= DP_PLL_FREQ_160MHZ; | |
1972 | /* workaround for 160Mhz: | |
1973 | 1) program 0x4600c bits 15:0 = 0x8124 | |
1974 | 2) program 0x46010 bit 0 = 1 | |
1975 | 3) program 0x46034 bit 24 = 1 | |
1976 | 4) program 0x64000 bit 14 = 1 | |
1977 | */ | |
1978 | temp = I915_READ(0x4600c); | |
1979 | temp &= 0xffff0000; | |
1980 | I915_WRITE(0x4600c, temp | 0x8124); | |
1981 | ||
1982 | temp = I915_READ(0x46010); | |
1983 | I915_WRITE(0x46010, temp | 1); | |
1984 | ||
1985 | temp = I915_READ(0x46034); | |
1986 | I915_WRITE(0x46034, temp | (1 << 24)); | |
1987 | } else { | |
1988 | dpa_ctl |= DP_PLL_FREQ_270MHZ; | |
1989 | } | |
1990 | I915_WRITE(DP_A, dpa_ctl); | |
1991 | ||
5eddb70b | 1992 | POSTING_READ(DP_A); |
32f9d658 ZW |
1993 | udelay(500); |
1994 | } | |
1995 | ||
5e84e1a4 ZW |
1996 | static void intel_fdi_normal_train(struct drm_crtc *crtc) |
1997 | { | |
1998 | struct drm_device *dev = crtc->dev; | |
1999 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2000 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2001 | int pipe = intel_crtc->pipe; | |
2002 | u32 reg, temp; | |
2003 | ||
2004 | /* enable normal train */ | |
2005 | reg = FDI_TX_CTL(pipe); | |
2006 | temp = I915_READ(reg); | |
61e499bf | 2007 | if (IS_IVYBRIDGE(dev)) { |
357555c0 JB |
2008 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
2009 | temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE; | |
61e499bf KP |
2010 | } else { |
2011 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2012 | temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE; | |
357555c0 | 2013 | } |
5e84e1a4 ZW |
2014 | I915_WRITE(reg, temp); |
2015 | ||
2016 | reg = FDI_RX_CTL(pipe); | |
2017 | temp = I915_READ(reg); | |
2018 | if (HAS_PCH_CPT(dev)) { | |
2019 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2020 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
2021 | } else { | |
2022 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2023 | temp |= FDI_LINK_TRAIN_NONE; | |
2024 | } | |
2025 | I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
2026 | ||
2027 | /* wait one idle pattern time */ | |
2028 | POSTING_READ(reg); | |
2029 | udelay(1000); | |
357555c0 JB |
2030 | |
2031 | /* IVB wants error correction enabled */ | |
2032 | if (IS_IVYBRIDGE(dev)) | |
2033 | I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE | | |
2034 | FDI_FE_ERRC_ENABLE); | |
5e84e1a4 ZW |
2035 | } |
2036 | ||
291427f5 JB |
2037 | static void cpt_phase_pointer_enable(struct drm_device *dev, int pipe) |
2038 | { | |
2039 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2040 | u32 flags = I915_READ(SOUTH_CHICKEN1); | |
2041 | ||
2042 | flags |= FDI_PHASE_SYNC_OVR(pipe); | |
2043 | I915_WRITE(SOUTH_CHICKEN1, flags); /* once to unlock... */ | |
2044 | flags |= FDI_PHASE_SYNC_EN(pipe); | |
2045 | I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to enable */ | |
2046 | POSTING_READ(SOUTH_CHICKEN1); | |
2047 | } | |
2048 | ||
8db9d77b ZW |
2049 | /* The FDI link training functions for ILK/Ibexpeak. */ |
2050 | static void ironlake_fdi_link_train(struct drm_crtc *crtc) | |
2051 | { | |
2052 | struct drm_device *dev = crtc->dev; | |
2053 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2054 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2055 | int pipe = intel_crtc->pipe; | |
0fc932b8 | 2056 | int plane = intel_crtc->plane; |
5eddb70b | 2057 | u32 reg, temp, tries; |
8db9d77b | 2058 | |
0fc932b8 JB |
2059 | /* FDI needs bits from pipe & plane first */ |
2060 | assert_pipe_enabled(dev_priv, pipe); | |
2061 | assert_plane_enabled(dev_priv, plane); | |
2062 | ||
e1a44743 AJ |
2063 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
2064 | for train result */ | |
5eddb70b CW |
2065 | reg = FDI_RX_IMR(pipe); |
2066 | temp = I915_READ(reg); | |
e1a44743 AJ |
2067 | temp &= ~FDI_RX_SYMBOL_LOCK; |
2068 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
2069 | I915_WRITE(reg, temp); |
2070 | I915_READ(reg); | |
e1a44743 AJ |
2071 | udelay(150); |
2072 | ||
8db9d77b | 2073 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
2074 | reg = FDI_TX_CTL(pipe); |
2075 | temp = I915_READ(reg); | |
77ffb597 AJ |
2076 | temp &= ~(7 << 19); |
2077 | temp |= (intel_crtc->fdi_lanes - 1) << 19; | |
8db9d77b ZW |
2078 | temp &= ~FDI_LINK_TRAIN_NONE; |
2079 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b | 2080 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 2081 | |
5eddb70b CW |
2082 | reg = FDI_RX_CTL(pipe); |
2083 | temp = I915_READ(reg); | |
8db9d77b ZW |
2084 | temp &= ~FDI_LINK_TRAIN_NONE; |
2085 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b CW |
2086 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
2087 | ||
2088 | POSTING_READ(reg); | |
8db9d77b ZW |
2089 | udelay(150); |
2090 | ||
5b2adf89 | 2091 | /* Ironlake workaround, enable clock pointer after FDI enable*/ |
6f06ce18 JB |
2092 | if (HAS_PCH_IBX(dev)) { |
2093 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); | |
2094 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR | | |
2095 | FDI_RX_PHASE_SYNC_POINTER_EN); | |
2096 | } | |
5b2adf89 | 2097 | |
5eddb70b | 2098 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 2099 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 2100 | temp = I915_READ(reg); |
8db9d77b ZW |
2101 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
2102 | ||
2103 | if ((temp & FDI_RX_BIT_LOCK)) { | |
2104 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
5eddb70b | 2105 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); |
8db9d77b ZW |
2106 | break; |
2107 | } | |
8db9d77b | 2108 | } |
e1a44743 | 2109 | if (tries == 5) |
5eddb70b | 2110 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
2111 | |
2112 | /* Train 2 */ | |
5eddb70b CW |
2113 | reg = FDI_TX_CTL(pipe); |
2114 | temp = I915_READ(reg); | |
8db9d77b ZW |
2115 | temp &= ~FDI_LINK_TRAIN_NONE; |
2116 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 2117 | I915_WRITE(reg, temp); |
8db9d77b | 2118 | |
5eddb70b CW |
2119 | reg = FDI_RX_CTL(pipe); |
2120 | temp = I915_READ(reg); | |
8db9d77b ZW |
2121 | temp &= ~FDI_LINK_TRAIN_NONE; |
2122 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 2123 | I915_WRITE(reg, temp); |
8db9d77b | 2124 | |
5eddb70b CW |
2125 | POSTING_READ(reg); |
2126 | udelay(150); | |
8db9d77b | 2127 | |
5eddb70b | 2128 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 2129 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 2130 | temp = I915_READ(reg); |
8db9d77b ZW |
2131 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
2132 | ||
2133 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
5eddb70b | 2134 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); |
8db9d77b ZW |
2135 | DRM_DEBUG_KMS("FDI train 2 done.\n"); |
2136 | break; | |
2137 | } | |
8db9d77b | 2138 | } |
e1a44743 | 2139 | if (tries == 5) |
5eddb70b | 2140 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
2141 | |
2142 | DRM_DEBUG_KMS("FDI train done\n"); | |
5c5313c8 | 2143 | |
8db9d77b ZW |
2144 | } |
2145 | ||
0206e353 | 2146 | static const int snb_b_fdi_train_param[] = { |
8db9d77b ZW |
2147 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, |
2148 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
2149 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
2150 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
2151 | }; | |
2152 | ||
2153 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
2154 | static void gen6_fdi_link_train(struct drm_crtc *crtc) | |
2155 | { | |
2156 | struct drm_device *dev = crtc->dev; | |
2157 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2158 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2159 | int pipe = intel_crtc->pipe; | |
fa37d39e | 2160 | u32 reg, temp, i, retry; |
8db9d77b | 2161 | |
e1a44743 AJ |
2162 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
2163 | for train result */ | |
5eddb70b CW |
2164 | reg = FDI_RX_IMR(pipe); |
2165 | temp = I915_READ(reg); | |
e1a44743 AJ |
2166 | temp &= ~FDI_RX_SYMBOL_LOCK; |
2167 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
2168 | I915_WRITE(reg, temp); |
2169 | ||
2170 | POSTING_READ(reg); | |
e1a44743 AJ |
2171 | udelay(150); |
2172 | ||
8db9d77b | 2173 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
2174 | reg = FDI_TX_CTL(pipe); |
2175 | temp = I915_READ(reg); | |
77ffb597 AJ |
2176 | temp &= ~(7 << 19); |
2177 | temp |= (intel_crtc->fdi_lanes - 1) << 19; | |
8db9d77b ZW |
2178 | temp &= ~FDI_LINK_TRAIN_NONE; |
2179 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2180 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2181 | /* SNB-B */ | |
2182 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
5eddb70b | 2183 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 2184 | |
5eddb70b CW |
2185 | reg = FDI_RX_CTL(pipe); |
2186 | temp = I915_READ(reg); | |
8db9d77b ZW |
2187 | if (HAS_PCH_CPT(dev)) { |
2188 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2189 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
2190 | } else { | |
2191 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2192 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2193 | } | |
5eddb70b CW |
2194 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
2195 | ||
2196 | POSTING_READ(reg); | |
8db9d77b ZW |
2197 | udelay(150); |
2198 | ||
291427f5 JB |
2199 | if (HAS_PCH_CPT(dev)) |
2200 | cpt_phase_pointer_enable(dev, pipe); | |
2201 | ||
0206e353 | 2202 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
2203 | reg = FDI_TX_CTL(pipe); |
2204 | temp = I915_READ(reg); | |
8db9d77b ZW |
2205 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
2206 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
2207 | I915_WRITE(reg, temp); |
2208 | ||
2209 | POSTING_READ(reg); | |
8db9d77b ZW |
2210 | udelay(500); |
2211 | ||
fa37d39e SP |
2212 | for (retry = 0; retry < 5; retry++) { |
2213 | reg = FDI_RX_IIR(pipe); | |
2214 | temp = I915_READ(reg); | |
2215 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
2216 | if (temp & FDI_RX_BIT_LOCK) { | |
2217 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
2218 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
2219 | break; | |
2220 | } | |
2221 | udelay(50); | |
8db9d77b | 2222 | } |
fa37d39e SP |
2223 | if (retry < 5) |
2224 | break; | |
8db9d77b ZW |
2225 | } |
2226 | if (i == 4) | |
5eddb70b | 2227 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
2228 | |
2229 | /* Train 2 */ | |
5eddb70b CW |
2230 | reg = FDI_TX_CTL(pipe); |
2231 | temp = I915_READ(reg); | |
8db9d77b ZW |
2232 | temp &= ~FDI_LINK_TRAIN_NONE; |
2233 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
2234 | if (IS_GEN6(dev)) { | |
2235 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2236 | /* SNB-B */ | |
2237 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
2238 | } | |
5eddb70b | 2239 | I915_WRITE(reg, temp); |
8db9d77b | 2240 | |
5eddb70b CW |
2241 | reg = FDI_RX_CTL(pipe); |
2242 | temp = I915_READ(reg); | |
8db9d77b ZW |
2243 | if (HAS_PCH_CPT(dev)) { |
2244 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2245 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
2246 | } else { | |
2247 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2248 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
2249 | } | |
5eddb70b CW |
2250 | I915_WRITE(reg, temp); |
2251 | ||
2252 | POSTING_READ(reg); | |
8db9d77b ZW |
2253 | udelay(150); |
2254 | ||
0206e353 | 2255 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
2256 | reg = FDI_TX_CTL(pipe); |
2257 | temp = I915_READ(reg); | |
8db9d77b ZW |
2258 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
2259 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
2260 | I915_WRITE(reg, temp); |
2261 | ||
2262 | POSTING_READ(reg); | |
8db9d77b ZW |
2263 | udelay(500); |
2264 | ||
fa37d39e SP |
2265 | for (retry = 0; retry < 5; retry++) { |
2266 | reg = FDI_RX_IIR(pipe); | |
2267 | temp = I915_READ(reg); | |
2268 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
2269 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
2270 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
2271 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
2272 | break; | |
2273 | } | |
2274 | udelay(50); | |
8db9d77b | 2275 | } |
fa37d39e SP |
2276 | if (retry < 5) |
2277 | break; | |
8db9d77b ZW |
2278 | } |
2279 | if (i == 4) | |
5eddb70b | 2280 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
2281 | |
2282 | DRM_DEBUG_KMS("FDI train done.\n"); | |
2283 | } | |
2284 | ||
357555c0 JB |
2285 | /* Manual link training for Ivy Bridge A0 parts */ |
2286 | static void ivb_manual_fdi_link_train(struct drm_crtc *crtc) | |
2287 | { | |
2288 | struct drm_device *dev = crtc->dev; | |
2289 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2290 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2291 | int pipe = intel_crtc->pipe; | |
2292 | u32 reg, temp, i; | |
2293 | ||
2294 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
2295 | for train result */ | |
2296 | reg = FDI_RX_IMR(pipe); | |
2297 | temp = I915_READ(reg); | |
2298 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
2299 | temp &= ~FDI_RX_BIT_LOCK; | |
2300 | I915_WRITE(reg, temp); | |
2301 | ||
2302 | POSTING_READ(reg); | |
2303 | udelay(150); | |
2304 | ||
2305 | /* enable CPU FDI TX and PCH FDI RX */ | |
2306 | reg = FDI_TX_CTL(pipe); | |
2307 | temp = I915_READ(reg); | |
2308 | temp &= ~(7 << 19); | |
2309 | temp |= (intel_crtc->fdi_lanes - 1) << 19; | |
2310 | temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB); | |
2311 | temp |= FDI_LINK_TRAIN_PATTERN_1_IVB; | |
2312 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2313 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
c4f9c4c2 | 2314 | temp |= FDI_COMPOSITE_SYNC; |
357555c0 JB |
2315 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
2316 | ||
2317 | reg = FDI_RX_CTL(pipe); | |
2318 | temp = I915_READ(reg); | |
2319 | temp &= ~FDI_LINK_TRAIN_AUTO; | |
2320 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2321 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
c4f9c4c2 | 2322 | temp |= FDI_COMPOSITE_SYNC; |
357555c0 JB |
2323 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
2324 | ||
2325 | POSTING_READ(reg); | |
2326 | udelay(150); | |
2327 | ||
291427f5 JB |
2328 | if (HAS_PCH_CPT(dev)) |
2329 | cpt_phase_pointer_enable(dev, pipe); | |
2330 | ||
0206e353 | 2331 | for (i = 0; i < 4; i++) { |
357555c0 JB |
2332 | reg = FDI_TX_CTL(pipe); |
2333 | temp = I915_READ(reg); | |
2334 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2335 | temp |= snb_b_fdi_train_param[i]; | |
2336 | I915_WRITE(reg, temp); | |
2337 | ||
2338 | POSTING_READ(reg); | |
2339 | udelay(500); | |
2340 | ||
2341 | reg = FDI_RX_IIR(pipe); | |
2342 | temp = I915_READ(reg); | |
2343 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
2344 | ||
2345 | if (temp & FDI_RX_BIT_LOCK || | |
2346 | (I915_READ(reg) & FDI_RX_BIT_LOCK)) { | |
2347 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
2348 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
2349 | break; | |
2350 | } | |
2351 | } | |
2352 | if (i == 4) | |
2353 | DRM_ERROR("FDI train 1 fail!\n"); | |
2354 | ||
2355 | /* Train 2 */ | |
2356 | reg = FDI_TX_CTL(pipe); | |
2357 | temp = I915_READ(reg); | |
2358 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; | |
2359 | temp |= FDI_LINK_TRAIN_PATTERN_2_IVB; | |
2360 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2361 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
2362 | I915_WRITE(reg, temp); | |
2363 | ||
2364 | reg = FDI_RX_CTL(pipe); | |
2365 | temp = I915_READ(reg); | |
2366 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2367 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
2368 | I915_WRITE(reg, temp); | |
2369 | ||
2370 | POSTING_READ(reg); | |
2371 | udelay(150); | |
2372 | ||
0206e353 | 2373 | for (i = 0; i < 4; i++) { |
357555c0 JB |
2374 | reg = FDI_TX_CTL(pipe); |
2375 | temp = I915_READ(reg); | |
2376 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2377 | temp |= snb_b_fdi_train_param[i]; | |
2378 | I915_WRITE(reg, temp); | |
2379 | ||
2380 | POSTING_READ(reg); | |
2381 | udelay(500); | |
2382 | ||
2383 | reg = FDI_RX_IIR(pipe); | |
2384 | temp = I915_READ(reg); | |
2385 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
2386 | ||
2387 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
2388 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
2389 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
2390 | break; | |
2391 | } | |
2392 | } | |
2393 | if (i == 4) | |
2394 | DRM_ERROR("FDI train 2 fail!\n"); | |
2395 | ||
2396 | DRM_DEBUG_KMS("FDI train done.\n"); | |
2397 | } | |
2398 | ||
2399 | static void ironlake_fdi_pll_enable(struct drm_crtc *crtc) | |
2c07245f ZW |
2400 | { |
2401 | struct drm_device *dev = crtc->dev; | |
2402 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2403 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2404 | int pipe = intel_crtc->pipe; | |
5eddb70b | 2405 | u32 reg, temp; |
79e53945 | 2406 | |
c64e311e | 2407 | /* Write the TU size bits so error detection works */ |
5eddb70b CW |
2408 | I915_WRITE(FDI_RX_TUSIZE1(pipe), |
2409 | I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK); | |
c64e311e | 2410 | |
c98e9dcf | 2411 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
5eddb70b CW |
2412 | reg = FDI_RX_CTL(pipe); |
2413 | temp = I915_READ(reg); | |
2414 | temp &= ~((0x7 << 19) | (0x7 << 16)); | |
c98e9dcf | 2415 | temp |= (intel_crtc->fdi_lanes - 1) << 19; |
5eddb70b CW |
2416 | temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11; |
2417 | I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE); | |
2418 | ||
2419 | POSTING_READ(reg); | |
c98e9dcf JB |
2420 | udelay(200); |
2421 | ||
2422 | /* Switch from Rawclk to PCDclk */ | |
5eddb70b CW |
2423 | temp = I915_READ(reg); |
2424 | I915_WRITE(reg, temp | FDI_PCDCLK); | |
2425 | ||
2426 | POSTING_READ(reg); | |
c98e9dcf JB |
2427 | udelay(200); |
2428 | ||
2429 | /* Enable CPU FDI TX PLL, always on for Ironlake */ | |
5eddb70b CW |
2430 | reg = FDI_TX_CTL(pipe); |
2431 | temp = I915_READ(reg); | |
c98e9dcf | 2432 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { |
5eddb70b CW |
2433 | I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE); |
2434 | ||
2435 | POSTING_READ(reg); | |
c98e9dcf | 2436 | udelay(100); |
6be4a607 | 2437 | } |
0e23b99d JB |
2438 | } |
2439 | ||
291427f5 JB |
2440 | static void cpt_phase_pointer_disable(struct drm_device *dev, int pipe) |
2441 | { | |
2442 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2443 | u32 flags = I915_READ(SOUTH_CHICKEN1); | |
2444 | ||
2445 | flags &= ~(FDI_PHASE_SYNC_EN(pipe)); | |
2446 | I915_WRITE(SOUTH_CHICKEN1, flags); /* once to disable... */ | |
2447 | flags &= ~(FDI_PHASE_SYNC_OVR(pipe)); | |
2448 | I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to lock */ | |
2449 | POSTING_READ(SOUTH_CHICKEN1); | |
2450 | } | |
0fc932b8 JB |
2451 | static void ironlake_fdi_disable(struct drm_crtc *crtc) |
2452 | { | |
2453 | struct drm_device *dev = crtc->dev; | |
2454 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2455 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2456 | int pipe = intel_crtc->pipe; | |
2457 | u32 reg, temp; | |
2458 | ||
2459 | /* disable CPU FDI tx and PCH FDI rx */ | |
2460 | reg = FDI_TX_CTL(pipe); | |
2461 | temp = I915_READ(reg); | |
2462 | I915_WRITE(reg, temp & ~FDI_TX_ENABLE); | |
2463 | POSTING_READ(reg); | |
2464 | ||
2465 | reg = FDI_RX_CTL(pipe); | |
2466 | temp = I915_READ(reg); | |
2467 | temp &= ~(0x7 << 16); | |
2468 | temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11; | |
2469 | I915_WRITE(reg, temp & ~FDI_RX_ENABLE); | |
2470 | ||
2471 | POSTING_READ(reg); | |
2472 | udelay(100); | |
2473 | ||
2474 | /* Ironlake workaround, disable clock pointer after downing FDI */ | |
6f06ce18 JB |
2475 | if (HAS_PCH_IBX(dev)) { |
2476 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); | |
0fc932b8 JB |
2477 | I915_WRITE(FDI_RX_CHICKEN(pipe), |
2478 | I915_READ(FDI_RX_CHICKEN(pipe) & | |
6f06ce18 | 2479 | ~FDI_RX_PHASE_SYNC_POINTER_EN)); |
291427f5 JB |
2480 | } else if (HAS_PCH_CPT(dev)) { |
2481 | cpt_phase_pointer_disable(dev, pipe); | |
6f06ce18 | 2482 | } |
0fc932b8 JB |
2483 | |
2484 | /* still set train pattern 1 */ | |
2485 | reg = FDI_TX_CTL(pipe); | |
2486 | temp = I915_READ(reg); | |
2487 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2488 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2489 | I915_WRITE(reg, temp); | |
2490 | ||
2491 | reg = FDI_RX_CTL(pipe); | |
2492 | temp = I915_READ(reg); | |
2493 | if (HAS_PCH_CPT(dev)) { | |
2494 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2495 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
2496 | } else { | |
2497 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2498 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2499 | } | |
2500 | /* BPC in FDI rx is consistent with that in PIPECONF */ | |
2501 | temp &= ~(0x07 << 16); | |
2502 | temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11; | |
2503 | I915_WRITE(reg, temp); | |
2504 | ||
2505 | POSTING_READ(reg); | |
2506 | udelay(100); | |
2507 | } | |
2508 | ||
e6c3a2a6 CW |
2509 | static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc) |
2510 | { | |
0f91128d | 2511 | struct drm_device *dev = crtc->dev; |
e6c3a2a6 CW |
2512 | |
2513 | if (crtc->fb == NULL) | |
2514 | return; | |
2515 | ||
0f91128d CW |
2516 | mutex_lock(&dev->struct_mutex); |
2517 | intel_finish_fb(crtc->fb); | |
2518 | mutex_unlock(&dev->struct_mutex); | |
e6c3a2a6 CW |
2519 | } |
2520 | ||
040484af JB |
2521 | static bool intel_crtc_driving_pch(struct drm_crtc *crtc) |
2522 | { | |
2523 | struct drm_device *dev = crtc->dev; | |
2524 | struct drm_mode_config *mode_config = &dev->mode_config; | |
2525 | struct intel_encoder *encoder; | |
2526 | ||
2527 | /* | |
2528 | * If there's a non-PCH eDP on this crtc, it must be DP_A, and that | |
2529 | * must be driven by its own crtc; no sharing is possible. | |
2530 | */ | |
2531 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) { | |
2532 | if (encoder->base.crtc != crtc) | |
2533 | continue; | |
2534 | ||
2535 | switch (encoder->type) { | |
2536 | case INTEL_OUTPUT_EDP: | |
2537 | if (!intel_encoder_is_pch_edp(&encoder->base)) | |
2538 | return false; | |
2539 | continue; | |
2540 | } | |
2541 | } | |
2542 | ||
2543 | return true; | |
2544 | } | |
2545 | ||
f67a559d JB |
2546 | /* |
2547 | * Enable PCH resources required for PCH ports: | |
2548 | * - PCH PLLs | |
2549 | * - FDI training & RX/TX | |
2550 | * - update transcoder timings | |
2551 | * - DP transcoding bits | |
2552 | * - transcoder | |
2553 | */ | |
2554 | static void ironlake_pch_enable(struct drm_crtc *crtc) | |
0e23b99d JB |
2555 | { |
2556 | struct drm_device *dev = crtc->dev; | |
2557 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2558 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2559 | int pipe = intel_crtc->pipe; | |
ee7b9f93 | 2560 | u32 reg, temp; |
2c07245f | 2561 | |
c98e9dcf | 2562 | /* For PCH output, training FDI link */ |
674cf967 | 2563 | dev_priv->display.fdi_link_train(crtc); |
2c07245f | 2564 | |
ee7b9f93 | 2565 | intel_enable_pch_pll(intel_crtc); |
8db9d77b | 2566 | |
c98e9dcf | 2567 | if (HAS_PCH_CPT(dev)) { |
ee7b9f93 | 2568 | u32 sel; |
4b645f14 | 2569 | |
c98e9dcf | 2570 | temp = I915_READ(PCH_DPLL_SEL); |
ee7b9f93 JB |
2571 | switch (pipe) { |
2572 | default: | |
2573 | case 0: | |
2574 | temp |= TRANSA_DPLL_ENABLE; | |
2575 | sel = TRANSA_DPLLB_SEL; | |
2576 | break; | |
2577 | case 1: | |
2578 | temp |= TRANSB_DPLL_ENABLE; | |
2579 | sel = TRANSB_DPLLB_SEL; | |
2580 | break; | |
2581 | case 2: | |
2582 | temp |= TRANSC_DPLL_ENABLE; | |
2583 | sel = TRANSC_DPLLB_SEL; | |
2584 | break; | |
d64311ab | 2585 | } |
ee7b9f93 JB |
2586 | if (intel_crtc->pch_pll->pll_reg == _PCH_DPLL_B) |
2587 | temp |= sel; | |
2588 | else | |
2589 | temp &= ~sel; | |
c98e9dcf | 2590 | I915_WRITE(PCH_DPLL_SEL, temp); |
c98e9dcf | 2591 | } |
5eddb70b | 2592 | |
d9b6cb56 JB |
2593 | /* set transcoder timing, panel must allow it */ |
2594 | assert_panel_unlocked(dev_priv, pipe); | |
5eddb70b CW |
2595 | I915_WRITE(TRANS_HTOTAL(pipe), I915_READ(HTOTAL(pipe))); |
2596 | I915_WRITE(TRANS_HBLANK(pipe), I915_READ(HBLANK(pipe))); | |
2597 | I915_WRITE(TRANS_HSYNC(pipe), I915_READ(HSYNC(pipe))); | |
8db9d77b | 2598 | |
5eddb70b CW |
2599 | I915_WRITE(TRANS_VTOTAL(pipe), I915_READ(VTOTAL(pipe))); |
2600 | I915_WRITE(TRANS_VBLANK(pipe), I915_READ(VBLANK(pipe))); | |
2601 | I915_WRITE(TRANS_VSYNC(pipe), I915_READ(VSYNC(pipe))); | |
0529a0d9 | 2602 | I915_WRITE(TRANS_VSYNCSHIFT(pipe), I915_READ(VSYNCSHIFT(pipe))); |
8db9d77b | 2603 | |
5e84e1a4 ZW |
2604 | intel_fdi_normal_train(crtc); |
2605 | ||
c98e9dcf JB |
2606 | /* For PCH DP, enable TRANS_DP_CTL */ |
2607 | if (HAS_PCH_CPT(dev) && | |
417e822d KP |
2608 | (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || |
2609 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) { | |
9325c9f0 | 2610 | u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) >> 5; |
5eddb70b CW |
2611 | reg = TRANS_DP_CTL(pipe); |
2612 | temp = I915_READ(reg); | |
2613 | temp &= ~(TRANS_DP_PORT_SEL_MASK | | |
220cad3c EA |
2614 | TRANS_DP_SYNC_MASK | |
2615 | TRANS_DP_BPC_MASK); | |
5eddb70b CW |
2616 | temp |= (TRANS_DP_OUTPUT_ENABLE | |
2617 | TRANS_DP_ENH_FRAMING); | |
9325c9f0 | 2618 | temp |= bpc << 9; /* same format but at 11:9 */ |
c98e9dcf JB |
2619 | |
2620 | if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC) | |
5eddb70b | 2621 | temp |= TRANS_DP_HSYNC_ACTIVE_HIGH; |
c98e9dcf | 2622 | if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC) |
5eddb70b | 2623 | temp |= TRANS_DP_VSYNC_ACTIVE_HIGH; |
c98e9dcf JB |
2624 | |
2625 | switch (intel_trans_dp_port_sel(crtc)) { | |
2626 | case PCH_DP_B: | |
5eddb70b | 2627 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf JB |
2628 | break; |
2629 | case PCH_DP_C: | |
5eddb70b | 2630 | temp |= TRANS_DP_PORT_SEL_C; |
c98e9dcf JB |
2631 | break; |
2632 | case PCH_DP_D: | |
5eddb70b | 2633 | temp |= TRANS_DP_PORT_SEL_D; |
c98e9dcf JB |
2634 | break; |
2635 | default: | |
2636 | DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n"); | |
5eddb70b | 2637 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf | 2638 | break; |
32f9d658 | 2639 | } |
2c07245f | 2640 | |
5eddb70b | 2641 | I915_WRITE(reg, temp); |
6be4a607 | 2642 | } |
b52eb4dc | 2643 | |
040484af | 2644 | intel_enable_transcoder(dev_priv, pipe); |
f67a559d JB |
2645 | } |
2646 | ||
ee7b9f93 JB |
2647 | static void intel_put_pch_pll(struct intel_crtc *intel_crtc) |
2648 | { | |
2649 | struct intel_pch_pll *pll = intel_crtc->pch_pll; | |
2650 | ||
2651 | if (pll == NULL) | |
2652 | return; | |
2653 | ||
2654 | if (pll->refcount == 0) { | |
2655 | WARN(1, "bad PCH PLL refcount\n"); | |
2656 | return; | |
2657 | } | |
2658 | ||
2659 | --pll->refcount; | |
2660 | intel_crtc->pch_pll = NULL; | |
2661 | } | |
2662 | ||
2663 | static struct intel_pch_pll *intel_get_pch_pll(struct intel_crtc *intel_crtc, u32 dpll, u32 fp) | |
2664 | { | |
2665 | struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private; | |
2666 | struct intel_pch_pll *pll; | |
2667 | int i; | |
2668 | ||
2669 | pll = intel_crtc->pch_pll; | |
2670 | if (pll) { | |
2671 | DRM_DEBUG_KMS("CRTC:%d reusing existing PCH PLL %x\n", | |
2672 | intel_crtc->base.base.id, pll->pll_reg); | |
2673 | goto prepare; | |
2674 | } | |
2675 | ||
2676 | for (i = 0; i < dev_priv->num_pch_pll; i++) { | |
2677 | pll = &dev_priv->pch_plls[i]; | |
2678 | ||
2679 | /* Only want to check enabled timings first */ | |
2680 | if (pll->refcount == 0) | |
2681 | continue; | |
2682 | ||
2683 | if (dpll == (I915_READ(pll->pll_reg) & 0x7fffffff) && | |
2684 | fp == I915_READ(pll->fp0_reg)) { | |
2685 | DRM_DEBUG_KMS("CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n", | |
2686 | intel_crtc->base.base.id, | |
2687 | pll->pll_reg, pll->refcount, pll->active); | |
2688 | ||
2689 | goto found; | |
2690 | } | |
2691 | } | |
2692 | ||
2693 | /* Ok no matching timings, maybe there's a free one? */ | |
2694 | for (i = 0; i < dev_priv->num_pch_pll; i++) { | |
2695 | pll = &dev_priv->pch_plls[i]; | |
2696 | if (pll->refcount == 0) { | |
2697 | DRM_DEBUG_KMS("CRTC:%d allocated PCH PLL %x\n", | |
2698 | intel_crtc->base.base.id, pll->pll_reg); | |
2699 | goto found; | |
2700 | } | |
2701 | } | |
2702 | ||
2703 | return NULL; | |
2704 | ||
2705 | found: | |
2706 | intel_crtc->pch_pll = pll; | |
2707 | pll->refcount++; | |
2708 | DRM_DEBUG_DRIVER("using pll %d for pipe %d\n", i, intel_crtc->pipe); | |
2709 | prepare: /* separate function? */ | |
2710 | DRM_DEBUG_DRIVER("switching PLL %x off\n", pll->pll_reg); | |
ee7b9f93 | 2711 | |
e04c7350 CW |
2712 | /* Wait for the clocks to stabilize before rewriting the regs */ |
2713 | I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE); | |
ee7b9f93 JB |
2714 | POSTING_READ(pll->pll_reg); |
2715 | udelay(150); | |
e04c7350 CW |
2716 | |
2717 | I915_WRITE(pll->fp0_reg, fp); | |
2718 | I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE); | |
ee7b9f93 JB |
2719 | pll->on = false; |
2720 | return pll; | |
2721 | } | |
2722 | ||
d4270e57 JB |
2723 | void intel_cpt_verify_modeset(struct drm_device *dev, int pipe) |
2724 | { | |
2725 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2726 | int dslreg = PIPEDSL(pipe), tc2reg = TRANS_CHICKEN2(pipe); | |
2727 | u32 temp; | |
2728 | ||
2729 | temp = I915_READ(dslreg); | |
2730 | udelay(500); | |
2731 | if (wait_for(I915_READ(dslreg) != temp, 5)) { | |
2732 | /* Without this, mode sets may fail silently on FDI */ | |
2733 | I915_WRITE(tc2reg, TRANS_AUTOTRAIN_GEN_STALL_DIS); | |
2734 | udelay(250); | |
2735 | I915_WRITE(tc2reg, 0); | |
2736 | if (wait_for(I915_READ(dslreg) != temp, 5)) | |
2737 | DRM_ERROR("mode set failed: pipe %d stuck\n", pipe); | |
2738 | } | |
2739 | } | |
2740 | ||
f67a559d JB |
2741 | static void ironlake_crtc_enable(struct drm_crtc *crtc) |
2742 | { | |
2743 | struct drm_device *dev = crtc->dev; | |
2744 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2745 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2746 | int pipe = intel_crtc->pipe; | |
2747 | int plane = intel_crtc->plane; | |
2748 | u32 temp; | |
2749 | bool is_pch_port; | |
2750 | ||
2751 | if (intel_crtc->active) | |
2752 | return; | |
2753 | ||
2754 | intel_crtc->active = true; | |
2755 | intel_update_watermarks(dev); | |
2756 | ||
2757 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
2758 | temp = I915_READ(PCH_LVDS); | |
2759 | if ((temp & LVDS_PORT_EN) == 0) | |
2760 | I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN); | |
2761 | } | |
2762 | ||
2763 | is_pch_port = intel_crtc_driving_pch(crtc); | |
2764 | ||
2765 | if (is_pch_port) | |
357555c0 | 2766 | ironlake_fdi_pll_enable(crtc); |
f67a559d JB |
2767 | else |
2768 | ironlake_fdi_disable(crtc); | |
2769 | ||
2770 | /* Enable panel fitting for LVDS */ | |
2771 | if (dev_priv->pch_pf_size && | |
2772 | (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || HAS_eDP)) { | |
2773 | /* Force use of hard-coded filter coefficients | |
2774 | * as some pre-programmed values are broken, | |
2775 | * e.g. x201. | |
2776 | */ | |
9db4a9c7 JB |
2777 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3); |
2778 | I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos); | |
2779 | I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size); | |
f67a559d JB |
2780 | } |
2781 | ||
9c54c0dd JB |
2782 | /* |
2783 | * On ILK+ LUT must be loaded before the pipe is running but with | |
2784 | * clocks enabled | |
2785 | */ | |
2786 | intel_crtc_load_lut(crtc); | |
2787 | ||
f67a559d JB |
2788 | intel_enable_pipe(dev_priv, pipe, is_pch_port); |
2789 | intel_enable_plane(dev_priv, plane, pipe); | |
2790 | ||
2791 | if (is_pch_port) | |
2792 | ironlake_pch_enable(crtc); | |
c98e9dcf | 2793 | |
d1ebd816 | 2794 | mutex_lock(&dev->struct_mutex); |
bed4a673 | 2795 | intel_update_fbc(dev); |
d1ebd816 BW |
2796 | mutex_unlock(&dev->struct_mutex); |
2797 | ||
6b383a7f | 2798 | intel_crtc_update_cursor(crtc, true); |
6be4a607 JB |
2799 | } |
2800 | ||
2801 | static void ironlake_crtc_disable(struct drm_crtc *crtc) | |
2802 | { | |
2803 | struct drm_device *dev = crtc->dev; | |
2804 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2805 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2806 | int pipe = intel_crtc->pipe; | |
2807 | int plane = intel_crtc->plane; | |
5eddb70b | 2808 | u32 reg, temp; |
b52eb4dc | 2809 | |
f7abfe8b CW |
2810 | if (!intel_crtc->active) |
2811 | return; | |
2812 | ||
e6c3a2a6 | 2813 | intel_crtc_wait_for_pending_flips(crtc); |
6be4a607 | 2814 | drm_vblank_off(dev, pipe); |
6b383a7f | 2815 | intel_crtc_update_cursor(crtc, false); |
5eddb70b | 2816 | |
b24e7179 | 2817 | intel_disable_plane(dev_priv, plane, pipe); |
913d8d11 | 2818 | |
973d04f9 CW |
2819 | if (dev_priv->cfb_plane == plane) |
2820 | intel_disable_fbc(dev); | |
2c07245f | 2821 | |
b24e7179 | 2822 | intel_disable_pipe(dev_priv, pipe); |
32f9d658 | 2823 | |
6be4a607 | 2824 | /* Disable PF */ |
9db4a9c7 JB |
2825 | I915_WRITE(PF_CTL(pipe), 0); |
2826 | I915_WRITE(PF_WIN_SZ(pipe), 0); | |
2c07245f | 2827 | |
0fc932b8 | 2828 | ironlake_fdi_disable(crtc); |
2c07245f | 2829 | |
47a05eca JB |
2830 | /* This is a horrible layering violation; we should be doing this in |
2831 | * the connector/encoder ->prepare instead, but we don't always have | |
2832 | * enough information there about the config to know whether it will | |
2833 | * actually be necessary or just cause undesired flicker. | |
2834 | */ | |
2835 | intel_disable_pch_ports(dev_priv, pipe); | |
249c0e64 | 2836 | |
040484af | 2837 | intel_disable_transcoder(dev_priv, pipe); |
913d8d11 | 2838 | |
6be4a607 JB |
2839 | if (HAS_PCH_CPT(dev)) { |
2840 | /* disable TRANS_DP_CTL */ | |
5eddb70b CW |
2841 | reg = TRANS_DP_CTL(pipe); |
2842 | temp = I915_READ(reg); | |
2843 | temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK); | |
cb3543c6 | 2844 | temp |= TRANS_DP_PORT_SEL_NONE; |
5eddb70b | 2845 | I915_WRITE(reg, temp); |
6be4a607 JB |
2846 | |
2847 | /* disable DPLL_SEL */ | |
2848 | temp = I915_READ(PCH_DPLL_SEL); | |
9db4a9c7 JB |
2849 | switch (pipe) { |
2850 | case 0: | |
d64311ab | 2851 | temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLB_SEL); |
9db4a9c7 JB |
2852 | break; |
2853 | case 1: | |
6be4a607 | 2854 | temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL); |
9db4a9c7 JB |
2855 | break; |
2856 | case 2: | |
4b645f14 | 2857 | /* C shares PLL A or B */ |
d64311ab | 2858 | temp &= ~(TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL); |
9db4a9c7 JB |
2859 | break; |
2860 | default: | |
2861 | BUG(); /* wtf */ | |
2862 | } | |
6be4a607 | 2863 | I915_WRITE(PCH_DPLL_SEL, temp); |
6be4a607 | 2864 | } |
e3421a18 | 2865 | |
6be4a607 | 2866 | /* disable PCH DPLL */ |
ee7b9f93 | 2867 | intel_disable_pch_pll(intel_crtc); |
8db9d77b | 2868 | |
6be4a607 | 2869 | /* Switch from PCDclk to Rawclk */ |
5eddb70b CW |
2870 | reg = FDI_RX_CTL(pipe); |
2871 | temp = I915_READ(reg); | |
2872 | I915_WRITE(reg, temp & ~FDI_PCDCLK); | |
8db9d77b | 2873 | |
6be4a607 | 2874 | /* Disable CPU FDI TX PLL */ |
5eddb70b CW |
2875 | reg = FDI_TX_CTL(pipe); |
2876 | temp = I915_READ(reg); | |
2877 | I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE); | |
2878 | ||
2879 | POSTING_READ(reg); | |
6be4a607 | 2880 | udelay(100); |
8db9d77b | 2881 | |
5eddb70b CW |
2882 | reg = FDI_RX_CTL(pipe); |
2883 | temp = I915_READ(reg); | |
2884 | I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE); | |
2c07245f | 2885 | |
6be4a607 | 2886 | /* Wait for the clocks to turn off. */ |
5eddb70b | 2887 | POSTING_READ(reg); |
6be4a607 | 2888 | udelay(100); |
6b383a7f | 2889 | |
f7abfe8b | 2890 | intel_crtc->active = false; |
6b383a7f | 2891 | intel_update_watermarks(dev); |
d1ebd816 BW |
2892 | |
2893 | mutex_lock(&dev->struct_mutex); | |
6b383a7f | 2894 | intel_update_fbc(dev); |
d1ebd816 | 2895 | mutex_unlock(&dev->struct_mutex); |
6be4a607 | 2896 | } |
1b3c7a47 | 2897 | |
6be4a607 JB |
2898 | static void ironlake_crtc_dpms(struct drm_crtc *crtc, int mode) |
2899 | { | |
2900 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2901 | int pipe = intel_crtc->pipe; | |
2902 | int plane = intel_crtc->plane; | |
8db9d77b | 2903 | |
6be4a607 JB |
2904 | /* XXX: When our outputs are all unaware of DPMS modes other than off |
2905 | * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC. | |
2906 | */ | |
2907 | switch (mode) { | |
2908 | case DRM_MODE_DPMS_ON: | |
2909 | case DRM_MODE_DPMS_STANDBY: | |
2910 | case DRM_MODE_DPMS_SUSPEND: | |
2911 | DRM_DEBUG_KMS("crtc %d/%d dpms on\n", pipe, plane); | |
2912 | ironlake_crtc_enable(crtc); | |
2913 | break; | |
1b3c7a47 | 2914 | |
6be4a607 JB |
2915 | case DRM_MODE_DPMS_OFF: |
2916 | DRM_DEBUG_KMS("crtc %d/%d dpms off\n", pipe, plane); | |
2917 | ironlake_crtc_disable(crtc); | |
2c07245f ZW |
2918 | break; |
2919 | } | |
2920 | } | |
2921 | ||
ee7b9f93 JB |
2922 | static void ironlake_crtc_off(struct drm_crtc *crtc) |
2923 | { | |
2924 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2925 | intel_put_pch_pll(intel_crtc); | |
2926 | } | |
2927 | ||
02e792fb DV |
2928 | static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable) |
2929 | { | |
02e792fb | 2930 | if (!enable && intel_crtc->overlay) { |
23f09ce3 | 2931 | struct drm_device *dev = intel_crtc->base.dev; |
ce453d81 | 2932 | struct drm_i915_private *dev_priv = dev->dev_private; |
03f77ea5 | 2933 | |
23f09ce3 | 2934 | mutex_lock(&dev->struct_mutex); |
ce453d81 CW |
2935 | dev_priv->mm.interruptible = false; |
2936 | (void) intel_overlay_switch_off(intel_crtc->overlay); | |
2937 | dev_priv->mm.interruptible = true; | |
23f09ce3 | 2938 | mutex_unlock(&dev->struct_mutex); |
02e792fb | 2939 | } |
02e792fb | 2940 | |
5dcdbcb0 CW |
2941 | /* Let userspace switch the overlay on again. In most cases userspace |
2942 | * has to recompute where to put it anyway. | |
2943 | */ | |
02e792fb DV |
2944 | } |
2945 | ||
0b8765c6 | 2946 | static void i9xx_crtc_enable(struct drm_crtc *crtc) |
79e53945 JB |
2947 | { |
2948 | struct drm_device *dev = crtc->dev; | |
79e53945 JB |
2949 | struct drm_i915_private *dev_priv = dev->dev_private; |
2950 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2951 | int pipe = intel_crtc->pipe; | |
80824003 | 2952 | int plane = intel_crtc->plane; |
79e53945 | 2953 | |
f7abfe8b CW |
2954 | if (intel_crtc->active) |
2955 | return; | |
2956 | ||
2957 | intel_crtc->active = true; | |
6b383a7f CW |
2958 | intel_update_watermarks(dev); |
2959 | ||
63d7bbe9 | 2960 | intel_enable_pll(dev_priv, pipe); |
040484af | 2961 | intel_enable_pipe(dev_priv, pipe, false); |
b24e7179 | 2962 | intel_enable_plane(dev_priv, plane, pipe); |
79e53945 | 2963 | |
0b8765c6 | 2964 | intel_crtc_load_lut(crtc); |
bed4a673 | 2965 | intel_update_fbc(dev); |
79e53945 | 2966 | |
0b8765c6 JB |
2967 | /* Give the overlay scaler a chance to enable if it's on this pipe */ |
2968 | intel_crtc_dpms_overlay(intel_crtc, true); | |
6b383a7f | 2969 | intel_crtc_update_cursor(crtc, true); |
0b8765c6 | 2970 | } |
79e53945 | 2971 | |
0b8765c6 JB |
2972 | static void i9xx_crtc_disable(struct drm_crtc *crtc) |
2973 | { | |
2974 | struct drm_device *dev = crtc->dev; | |
2975 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2976 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2977 | int pipe = intel_crtc->pipe; | |
2978 | int plane = intel_crtc->plane; | |
b690e96c | 2979 | |
f7abfe8b CW |
2980 | if (!intel_crtc->active) |
2981 | return; | |
2982 | ||
0b8765c6 | 2983 | /* Give the overlay scaler a chance to disable if it's on this pipe */ |
e6c3a2a6 CW |
2984 | intel_crtc_wait_for_pending_flips(crtc); |
2985 | drm_vblank_off(dev, pipe); | |
0b8765c6 | 2986 | intel_crtc_dpms_overlay(intel_crtc, false); |
6b383a7f | 2987 | intel_crtc_update_cursor(crtc, false); |
0b8765c6 | 2988 | |
973d04f9 CW |
2989 | if (dev_priv->cfb_plane == plane) |
2990 | intel_disable_fbc(dev); | |
79e53945 | 2991 | |
b24e7179 | 2992 | intel_disable_plane(dev_priv, plane, pipe); |
b24e7179 | 2993 | intel_disable_pipe(dev_priv, pipe); |
63d7bbe9 | 2994 | intel_disable_pll(dev_priv, pipe); |
0b8765c6 | 2995 | |
f7abfe8b | 2996 | intel_crtc->active = false; |
6b383a7f CW |
2997 | intel_update_fbc(dev); |
2998 | intel_update_watermarks(dev); | |
0b8765c6 JB |
2999 | } |
3000 | ||
3001 | static void i9xx_crtc_dpms(struct drm_crtc *crtc, int mode) | |
3002 | { | |
3003 | /* XXX: When our outputs are all unaware of DPMS modes other than off | |
3004 | * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC. | |
3005 | */ | |
3006 | switch (mode) { | |
3007 | case DRM_MODE_DPMS_ON: | |
3008 | case DRM_MODE_DPMS_STANDBY: | |
3009 | case DRM_MODE_DPMS_SUSPEND: | |
3010 | i9xx_crtc_enable(crtc); | |
3011 | break; | |
3012 | case DRM_MODE_DPMS_OFF: | |
3013 | i9xx_crtc_disable(crtc); | |
79e53945 JB |
3014 | break; |
3015 | } | |
2c07245f ZW |
3016 | } |
3017 | ||
ee7b9f93 JB |
3018 | static void i9xx_crtc_off(struct drm_crtc *crtc) |
3019 | { | |
3020 | } | |
3021 | ||
2c07245f ZW |
3022 | /** |
3023 | * Sets the power management mode of the pipe and plane. | |
2c07245f ZW |
3024 | */ |
3025 | static void intel_crtc_dpms(struct drm_crtc *crtc, int mode) | |
3026 | { | |
3027 | struct drm_device *dev = crtc->dev; | |
e70236a8 | 3028 | struct drm_i915_private *dev_priv = dev->dev_private; |
2c07245f ZW |
3029 | struct drm_i915_master_private *master_priv; |
3030 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3031 | int pipe = intel_crtc->pipe; | |
3032 | bool enabled; | |
3033 | ||
032d2a0d CW |
3034 | if (intel_crtc->dpms_mode == mode) |
3035 | return; | |
3036 | ||
65655d4a | 3037 | intel_crtc->dpms_mode = mode; |
debcaddc | 3038 | |
e70236a8 | 3039 | dev_priv->display.dpms(crtc, mode); |
79e53945 JB |
3040 | |
3041 | if (!dev->primary->master) | |
3042 | return; | |
3043 | ||
3044 | master_priv = dev->primary->master->driver_priv; | |
3045 | if (!master_priv->sarea_priv) | |
3046 | return; | |
3047 | ||
3048 | enabled = crtc->enabled && mode != DRM_MODE_DPMS_OFF; | |
3049 | ||
3050 | switch (pipe) { | |
3051 | case 0: | |
3052 | master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0; | |
3053 | master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0; | |
3054 | break; | |
3055 | case 1: | |
3056 | master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0; | |
3057 | master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0; | |
3058 | break; | |
3059 | default: | |
9db4a9c7 | 3060 | DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe)); |
79e53945 JB |
3061 | break; |
3062 | } | |
79e53945 JB |
3063 | } |
3064 | ||
cdd59983 CW |
3065 | static void intel_crtc_disable(struct drm_crtc *crtc) |
3066 | { | |
3067 | struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private; | |
3068 | struct drm_device *dev = crtc->dev; | |
ee7b9f93 | 3069 | struct drm_i915_private *dev_priv = dev->dev_private; |
cdd59983 CW |
3070 | |
3071 | crtc_funcs->dpms(crtc, DRM_MODE_DPMS_OFF); | |
ee7b9f93 JB |
3072 | dev_priv->display.off(crtc); |
3073 | ||
931872fc CW |
3074 | assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane); |
3075 | assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe); | |
cdd59983 CW |
3076 | |
3077 | if (crtc->fb) { | |
3078 | mutex_lock(&dev->struct_mutex); | |
1690e1eb | 3079 | intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj); |
cdd59983 CW |
3080 | mutex_unlock(&dev->struct_mutex); |
3081 | } | |
3082 | } | |
3083 | ||
7e7d76c3 JB |
3084 | /* Prepare for a mode set. |
3085 | * | |
3086 | * Note we could be a lot smarter here. We need to figure out which outputs | |
3087 | * will be enabled, which disabled (in short, how the config will changes) | |
3088 | * and perform the minimum necessary steps to accomplish that, e.g. updating | |
3089 | * watermarks, FBC configuration, making sure PLLs are programmed correctly, | |
3090 | * panel fitting is in the proper state, etc. | |
3091 | */ | |
3092 | static void i9xx_crtc_prepare(struct drm_crtc *crtc) | |
79e53945 | 3093 | { |
7e7d76c3 | 3094 | i9xx_crtc_disable(crtc); |
79e53945 JB |
3095 | } |
3096 | ||
7e7d76c3 | 3097 | static void i9xx_crtc_commit(struct drm_crtc *crtc) |
79e53945 | 3098 | { |
7e7d76c3 | 3099 | i9xx_crtc_enable(crtc); |
7e7d76c3 JB |
3100 | } |
3101 | ||
3102 | static void ironlake_crtc_prepare(struct drm_crtc *crtc) | |
3103 | { | |
7e7d76c3 | 3104 | ironlake_crtc_disable(crtc); |
7e7d76c3 JB |
3105 | } |
3106 | ||
3107 | static void ironlake_crtc_commit(struct drm_crtc *crtc) | |
3108 | { | |
7e7d76c3 | 3109 | ironlake_crtc_enable(crtc); |
79e53945 JB |
3110 | } |
3111 | ||
0206e353 | 3112 | void intel_encoder_prepare(struct drm_encoder *encoder) |
79e53945 JB |
3113 | { |
3114 | struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private; | |
3115 | /* lvds has its own version of prepare see intel_lvds_prepare */ | |
3116 | encoder_funcs->dpms(encoder, DRM_MODE_DPMS_OFF); | |
3117 | } | |
3118 | ||
0206e353 | 3119 | void intel_encoder_commit(struct drm_encoder *encoder) |
79e53945 JB |
3120 | { |
3121 | struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private; | |
d4270e57 JB |
3122 | struct drm_device *dev = encoder->dev; |
3123 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); | |
3124 | struct intel_crtc *intel_crtc = to_intel_crtc(intel_encoder->base.crtc); | |
3125 | ||
79e53945 JB |
3126 | /* lvds has its own version of commit see intel_lvds_commit */ |
3127 | encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON); | |
d4270e57 JB |
3128 | |
3129 | if (HAS_PCH_CPT(dev)) | |
3130 | intel_cpt_verify_modeset(dev, intel_crtc->pipe); | |
79e53945 JB |
3131 | } |
3132 | ||
ea5b213a CW |
3133 | void intel_encoder_destroy(struct drm_encoder *encoder) |
3134 | { | |
4ef69c7a | 3135 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
ea5b213a | 3136 | |
ea5b213a CW |
3137 | drm_encoder_cleanup(encoder); |
3138 | kfree(intel_encoder); | |
3139 | } | |
3140 | ||
79e53945 JB |
3141 | static bool intel_crtc_mode_fixup(struct drm_crtc *crtc, |
3142 | struct drm_display_mode *mode, | |
3143 | struct drm_display_mode *adjusted_mode) | |
3144 | { | |
2c07245f | 3145 | struct drm_device *dev = crtc->dev; |
89749350 | 3146 | |
bad720ff | 3147 | if (HAS_PCH_SPLIT(dev)) { |
2c07245f | 3148 | /* FDI link clock is fixed at 2.7G */ |
2377b741 JB |
3149 | if (mode->clock * 3 > IRONLAKE_FDI_FREQ * 4) |
3150 | return false; | |
2c07245f | 3151 | } |
89749350 | 3152 | |
f9bef081 DV |
3153 | /* All interlaced capable intel hw wants timings in frames. Note though |
3154 | * that intel_lvds_mode_fixup does some funny tricks with the crtc | |
3155 | * timings, so we need to be careful not to clobber these.*/ | |
3156 | if (!(adjusted_mode->private_flags & INTEL_MODE_CRTC_TIMINGS_SET)) | |
3157 | drm_mode_set_crtcinfo(adjusted_mode, 0); | |
89749350 | 3158 | |
79e53945 JB |
3159 | return true; |
3160 | } | |
3161 | ||
25eb05fc JB |
3162 | static int valleyview_get_display_clock_speed(struct drm_device *dev) |
3163 | { | |
3164 | return 400000; /* FIXME */ | |
3165 | } | |
3166 | ||
e70236a8 JB |
3167 | static int i945_get_display_clock_speed(struct drm_device *dev) |
3168 | { | |
3169 | return 400000; | |
3170 | } | |
79e53945 | 3171 | |
e70236a8 | 3172 | static int i915_get_display_clock_speed(struct drm_device *dev) |
79e53945 | 3173 | { |
e70236a8 JB |
3174 | return 333000; |
3175 | } | |
79e53945 | 3176 | |
e70236a8 JB |
3177 | static int i9xx_misc_get_display_clock_speed(struct drm_device *dev) |
3178 | { | |
3179 | return 200000; | |
3180 | } | |
79e53945 | 3181 | |
e70236a8 JB |
3182 | static int i915gm_get_display_clock_speed(struct drm_device *dev) |
3183 | { | |
3184 | u16 gcfgc = 0; | |
79e53945 | 3185 | |
e70236a8 JB |
3186 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); |
3187 | ||
3188 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) | |
3189 | return 133000; | |
3190 | else { | |
3191 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
3192 | case GC_DISPLAY_CLOCK_333_MHZ: | |
3193 | return 333000; | |
3194 | default: | |
3195 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
3196 | return 190000; | |
79e53945 | 3197 | } |
e70236a8 JB |
3198 | } |
3199 | } | |
3200 | ||
3201 | static int i865_get_display_clock_speed(struct drm_device *dev) | |
3202 | { | |
3203 | return 266000; | |
3204 | } | |
3205 | ||
3206 | static int i855_get_display_clock_speed(struct drm_device *dev) | |
3207 | { | |
3208 | u16 hpllcc = 0; | |
3209 | /* Assume that the hardware is in the high speed state. This | |
3210 | * should be the default. | |
3211 | */ | |
3212 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
3213 | case GC_CLOCK_133_200: | |
3214 | case GC_CLOCK_100_200: | |
3215 | return 200000; | |
3216 | case GC_CLOCK_166_250: | |
3217 | return 250000; | |
3218 | case GC_CLOCK_100_133: | |
79e53945 | 3219 | return 133000; |
e70236a8 | 3220 | } |
79e53945 | 3221 | |
e70236a8 JB |
3222 | /* Shouldn't happen */ |
3223 | return 0; | |
3224 | } | |
79e53945 | 3225 | |
e70236a8 JB |
3226 | static int i830_get_display_clock_speed(struct drm_device *dev) |
3227 | { | |
3228 | return 133000; | |
79e53945 JB |
3229 | } |
3230 | ||
2c07245f ZW |
3231 | struct fdi_m_n { |
3232 | u32 tu; | |
3233 | u32 gmch_m; | |
3234 | u32 gmch_n; | |
3235 | u32 link_m; | |
3236 | u32 link_n; | |
3237 | }; | |
3238 | ||
3239 | static void | |
3240 | fdi_reduce_ratio(u32 *num, u32 *den) | |
3241 | { | |
3242 | while (*num > 0xffffff || *den > 0xffffff) { | |
3243 | *num >>= 1; | |
3244 | *den >>= 1; | |
3245 | } | |
3246 | } | |
3247 | ||
2c07245f | 3248 | static void |
f2b115e6 AJ |
3249 | ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock, |
3250 | int link_clock, struct fdi_m_n *m_n) | |
2c07245f | 3251 | { |
2c07245f ZW |
3252 | m_n->tu = 64; /* default size */ |
3253 | ||
22ed1113 CW |
3254 | /* BUG_ON(pixel_clock > INT_MAX / 36); */ |
3255 | m_n->gmch_m = bits_per_pixel * pixel_clock; | |
3256 | m_n->gmch_n = link_clock * nlanes * 8; | |
2c07245f ZW |
3257 | fdi_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n); |
3258 | ||
22ed1113 CW |
3259 | m_n->link_m = pixel_clock; |
3260 | m_n->link_n = link_clock; | |
2c07245f ZW |
3261 | fdi_reduce_ratio(&m_n->link_m, &m_n->link_n); |
3262 | } | |
3263 | ||
a7615030 CW |
3264 | static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv) |
3265 | { | |
72bbe58c KP |
3266 | if (i915_panel_use_ssc >= 0) |
3267 | return i915_panel_use_ssc != 0; | |
3268 | return dev_priv->lvds_use_ssc | |
435793df | 3269 | && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE); |
a7615030 CW |
3270 | } |
3271 | ||
5a354204 JB |
3272 | /** |
3273 | * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send | |
3274 | * @crtc: CRTC structure | |
3b5c78a3 | 3275 | * @mode: requested mode |
5a354204 JB |
3276 | * |
3277 | * A pipe may be connected to one or more outputs. Based on the depth of the | |
3278 | * attached framebuffer, choose a good color depth to use on the pipe. | |
3279 | * | |
3280 | * If possible, match the pipe depth to the fb depth. In some cases, this | |
3281 | * isn't ideal, because the connected output supports a lesser or restricted | |
3282 | * set of depths. Resolve that here: | |
3283 | * LVDS typically supports only 6bpc, so clamp down in that case | |
3284 | * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc | |
3285 | * Displays may support a restricted set as well, check EDID and clamp as | |
3286 | * appropriate. | |
3b5c78a3 | 3287 | * DP may want to dither down to 6bpc to fit larger modes |
5a354204 JB |
3288 | * |
3289 | * RETURNS: | |
3290 | * Dithering requirement (i.e. false if display bpc and pipe bpc match, | |
3291 | * true if they don't match). | |
3292 | */ | |
3293 | static bool intel_choose_pipe_bpp_dither(struct drm_crtc *crtc, | |
3b5c78a3 AJ |
3294 | unsigned int *pipe_bpp, |
3295 | struct drm_display_mode *mode) | |
5a354204 JB |
3296 | { |
3297 | struct drm_device *dev = crtc->dev; | |
3298 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3299 | struct drm_encoder *encoder; | |
3300 | struct drm_connector *connector; | |
3301 | unsigned int display_bpc = UINT_MAX, bpc; | |
3302 | ||
3303 | /* Walk the encoders & connectors on this crtc, get min bpc */ | |
3304 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
3305 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); | |
3306 | ||
3307 | if (encoder->crtc != crtc) | |
3308 | continue; | |
3309 | ||
3310 | if (intel_encoder->type == INTEL_OUTPUT_LVDS) { | |
3311 | unsigned int lvds_bpc; | |
3312 | ||
3313 | if ((I915_READ(PCH_LVDS) & LVDS_A3_POWER_MASK) == | |
3314 | LVDS_A3_POWER_UP) | |
3315 | lvds_bpc = 8; | |
3316 | else | |
3317 | lvds_bpc = 6; | |
3318 | ||
3319 | if (lvds_bpc < display_bpc) { | |
82820490 | 3320 | DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc, lvds_bpc); |
5a354204 JB |
3321 | display_bpc = lvds_bpc; |
3322 | } | |
3323 | continue; | |
3324 | } | |
3325 | ||
3326 | if (intel_encoder->type == INTEL_OUTPUT_EDP) { | |
3327 | /* Use VBT settings if we have an eDP panel */ | |
3328 | unsigned int edp_bpc = dev_priv->edp.bpp / 3; | |
3329 | ||
3330 | if (edp_bpc < display_bpc) { | |
82820490 | 3331 | DRM_DEBUG_KMS("clamping display bpc (was %d) to eDP (%d)\n", display_bpc, edp_bpc); |
5a354204 JB |
3332 | display_bpc = edp_bpc; |
3333 | } | |
3334 | continue; | |
3335 | } | |
3336 | ||
3337 | /* Not one of the known troublemakers, check the EDID */ | |
3338 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
3339 | head) { | |
3340 | if (connector->encoder != encoder) | |
3341 | continue; | |
3342 | ||
62ac41a6 JB |
3343 | /* Don't use an invalid EDID bpc value */ |
3344 | if (connector->display_info.bpc && | |
3345 | connector->display_info.bpc < display_bpc) { | |
82820490 | 3346 | DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc, connector->display_info.bpc); |
5a354204 JB |
3347 | display_bpc = connector->display_info.bpc; |
3348 | } | |
3349 | } | |
3350 | ||
3351 | /* | |
3352 | * HDMI is either 12 or 8, so if the display lets 10bpc sneak | |
3353 | * through, clamp it down. (Note: >12bpc will be caught below.) | |
3354 | */ | |
3355 | if (intel_encoder->type == INTEL_OUTPUT_HDMI) { | |
3356 | if (display_bpc > 8 && display_bpc < 12) { | |
82820490 | 3357 | DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n"); |
5a354204 JB |
3358 | display_bpc = 12; |
3359 | } else { | |
82820490 | 3360 | DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n"); |
5a354204 JB |
3361 | display_bpc = 8; |
3362 | } | |
3363 | } | |
3364 | } | |
3365 | ||
3b5c78a3 AJ |
3366 | if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) { |
3367 | DRM_DEBUG_KMS("Dithering DP to 6bpc\n"); | |
3368 | display_bpc = 6; | |
3369 | } | |
3370 | ||
5a354204 JB |
3371 | /* |
3372 | * We could just drive the pipe at the highest bpc all the time and | |
3373 | * enable dithering as needed, but that costs bandwidth. So choose | |
3374 | * the minimum value that expresses the full color range of the fb but | |
3375 | * also stays within the max display bpc discovered above. | |
3376 | */ | |
3377 | ||
3378 | switch (crtc->fb->depth) { | |
3379 | case 8: | |
3380 | bpc = 8; /* since we go through a colormap */ | |
3381 | break; | |
3382 | case 15: | |
3383 | case 16: | |
3384 | bpc = 6; /* min is 18bpp */ | |
3385 | break; | |
3386 | case 24: | |
578393cd | 3387 | bpc = 8; |
5a354204 JB |
3388 | break; |
3389 | case 30: | |
578393cd | 3390 | bpc = 10; |
5a354204 JB |
3391 | break; |
3392 | case 48: | |
578393cd | 3393 | bpc = 12; |
5a354204 JB |
3394 | break; |
3395 | default: | |
3396 | DRM_DEBUG("unsupported depth, assuming 24 bits\n"); | |
3397 | bpc = min((unsigned int)8, display_bpc); | |
3398 | break; | |
3399 | } | |
3400 | ||
578393cd KP |
3401 | display_bpc = min(display_bpc, bpc); |
3402 | ||
82820490 AJ |
3403 | DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n", |
3404 | bpc, display_bpc); | |
5a354204 | 3405 | |
578393cd | 3406 | *pipe_bpp = display_bpc * 3; |
5a354204 JB |
3407 | |
3408 | return display_bpc != bpc; | |
3409 | } | |
3410 | ||
c65d77d8 JB |
3411 | static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors) |
3412 | { | |
3413 | struct drm_device *dev = crtc->dev; | |
3414 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3415 | int refclk; | |
3416 | ||
3417 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) && | |
3418 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) { | |
3419 | refclk = dev_priv->lvds_ssc_freq * 1000; | |
3420 | DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n", | |
3421 | refclk / 1000); | |
3422 | } else if (!IS_GEN2(dev)) { | |
3423 | refclk = 96000; | |
3424 | } else { | |
3425 | refclk = 48000; | |
3426 | } | |
3427 | ||
3428 | return refclk; | |
3429 | } | |
3430 | ||
3431 | static void i9xx_adjust_sdvo_tv_clock(struct drm_display_mode *adjusted_mode, | |
3432 | intel_clock_t *clock) | |
3433 | { | |
3434 | /* SDVO TV has fixed PLL values depend on its clock range, | |
3435 | this mirrors vbios setting. */ | |
3436 | if (adjusted_mode->clock >= 100000 | |
3437 | && adjusted_mode->clock < 140500) { | |
3438 | clock->p1 = 2; | |
3439 | clock->p2 = 10; | |
3440 | clock->n = 3; | |
3441 | clock->m1 = 16; | |
3442 | clock->m2 = 8; | |
3443 | } else if (adjusted_mode->clock >= 140500 | |
3444 | && adjusted_mode->clock <= 200000) { | |
3445 | clock->p1 = 1; | |
3446 | clock->p2 = 10; | |
3447 | clock->n = 6; | |
3448 | clock->m1 = 12; | |
3449 | clock->m2 = 8; | |
3450 | } | |
3451 | } | |
3452 | ||
a7516a05 JB |
3453 | static void i9xx_update_pll_dividers(struct drm_crtc *crtc, |
3454 | intel_clock_t *clock, | |
3455 | intel_clock_t *reduced_clock) | |
3456 | { | |
3457 | struct drm_device *dev = crtc->dev; | |
3458 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3459 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3460 | int pipe = intel_crtc->pipe; | |
3461 | u32 fp, fp2 = 0; | |
3462 | ||
3463 | if (IS_PINEVIEW(dev)) { | |
3464 | fp = (1 << clock->n) << 16 | clock->m1 << 8 | clock->m2; | |
3465 | if (reduced_clock) | |
3466 | fp2 = (1 << reduced_clock->n) << 16 | | |
3467 | reduced_clock->m1 << 8 | reduced_clock->m2; | |
3468 | } else { | |
3469 | fp = clock->n << 16 | clock->m1 << 8 | clock->m2; | |
3470 | if (reduced_clock) | |
3471 | fp2 = reduced_clock->n << 16 | reduced_clock->m1 << 8 | | |
3472 | reduced_clock->m2; | |
3473 | } | |
3474 | ||
3475 | I915_WRITE(FP0(pipe), fp); | |
3476 | ||
3477 | intel_crtc->lowfreq_avail = false; | |
3478 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) && | |
3479 | reduced_clock && i915_powersave) { | |
3480 | I915_WRITE(FP1(pipe), fp2); | |
3481 | intel_crtc->lowfreq_avail = true; | |
3482 | } else { | |
3483 | I915_WRITE(FP1(pipe), fp); | |
3484 | } | |
3485 | } | |
3486 | ||
93e537a1 DV |
3487 | static void intel_update_lvds(struct drm_crtc *crtc, intel_clock_t *clock, |
3488 | struct drm_display_mode *adjusted_mode) | |
3489 | { | |
3490 | struct drm_device *dev = crtc->dev; | |
3491 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3492 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3493 | int pipe = intel_crtc->pipe; | |
284d5df5 | 3494 | u32 temp; |
93e537a1 DV |
3495 | |
3496 | temp = I915_READ(LVDS); | |
3497 | temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP; | |
3498 | if (pipe == 1) { | |
3499 | temp |= LVDS_PIPEB_SELECT; | |
3500 | } else { | |
3501 | temp &= ~LVDS_PIPEB_SELECT; | |
3502 | } | |
3503 | /* set the corresponsding LVDS_BORDER bit */ | |
3504 | temp |= dev_priv->lvds_border_bits; | |
3505 | /* Set the B0-B3 data pairs corresponding to whether we're going to | |
3506 | * set the DPLLs for dual-channel mode or not. | |
3507 | */ | |
3508 | if (clock->p2 == 7) | |
3509 | temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP; | |
3510 | else | |
3511 | temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP); | |
3512 | ||
3513 | /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP) | |
3514 | * appropriately here, but we need to look more thoroughly into how | |
3515 | * panels behave in the two modes. | |
3516 | */ | |
3517 | /* set the dithering flag on LVDS as needed */ | |
3518 | if (INTEL_INFO(dev)->gen >= 4) { | |
3519 | if (dev_priv->lvds_dither) | |
3520 | temp |= LVDS_ENABLE_DITHER; | |
3521 | else | |
3522 | temp &= ~LVDS_ENABLE_DITHER; | |
3523 | } | |
284d5df5 | 3524 | temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY); |
93e537a1 | 3525 | if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC) |
284d5df5 | 3526 | temp |= LVDS_HSYNC_POLARITY; |
93e537a1 | 3527 | if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC) |
284d5df5 | 3528 | temp |= LVDS_VSYNC_POLARITY; |
93e537a1 DV |
3529 | I915_WRITE(LVDS, temp); |
3530 | } | |
3531 | ||
eb1cbe48 DV |
3532 | static void i9xx_update_pll(struct drm_crtc *crtc, |
3533 | struct drm_display_mode *mode, | |
3534 | struct drm_display_mode *adjusted_mode, | |
3535 | intel_clock_t *clock, intel_clock_t *reduced_clock, | |
3536 | int num_connectors) | |
3537 | { | |
3538 | struct drm_device *dev = crtc->dev; | |
3539 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3540 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3541 | int pipe = intel_crtc->pipe; | |
3542 | u32 dpll; | |
3543 | bool is_sdvo; | |
3544 | ||
3545 | is_sdvo = intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO) || | |
3546 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI); | |
3547 | ||
3548 | dpll = DPLL_VGA_MODE_DIS; | |
3549 | ||
3550 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
3551 | dpll |= DPLLB_MODE_LVDS; | |
3552 | else | |
3553 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
3554 | if (is_sdvo) { | |
3555 | int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode); | |
3556 | if (pixel_multiplier > 1) { | |
3557 | if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) | |
3558 | dpll |= (pixel_multiplier - 1) << SDVO_MULTIPLIER_SHIFT_HIRES; | |
3559 | } | |
3560 | dpll |= DPLL_DVO_HIGH_SPEED; | |
3561 | } | |
3562 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
3563 | dpll |= DPLL_DVO_HIGH_SPEED; | |
3564 | ||
3565 | /* compute bitmask from p1 value */ | |
3566 | if (IS_PINEVIEW(dev)) | |
3567 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; | |
3568 | else { | |
3569 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
3570 | if (IS_G4X(dev) && reduced_clock) | |
3571 | dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
3572 | } | |
3573 | switch (clock->p2) { | |
3574 | case 5: | |
3575 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
3576 | break; | |
3577 | case 7: | |
3578 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
3579 | break; | |
3580 | case 10: | |
3581 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
3582 | break; | |
3583 | case 14: | |
3584 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
3585 | break; | |
3586 | } | |
3587 | if (INTEL_INFO(dev)->gen >= 4) | |
3588 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); | |
3589 | ||
3590 | if (is_sdvo && intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT)) | |
3591 | dpll |= PLL_REF_INPUT_TVCLKINBC; | |
3592 | else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT)) | |
3593 | /* XXX: just matching BIOS for now */ | |
3594 | /* dpll |= PLL_REF_INPUT_TVCLKINBC; */ | |
3595 | dpll |= 3; | |
3596 | else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) && | |
3597 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) | |
3598 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
3599 | else | |
3600 | dpll |= PLL_REF_INPUT_DREFCLK; | |
3601 | ||
3602 | dpll |= DPLL_VCO_ENABLE; | |
3603 | I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE); | |
3604 | POSTING_READ(DPLL(pipe)); | |
3605 | udelay(150); | |
3606 | ||
3607 | /* The LVDS pin pair needs to be on before the DPLLs are enabled. | |
3608 | * This is an exception to the general rule that mode_set doesn't turn | |
3609 | * things on. | |
3610 | */ | |
3611 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
3612 | intel_update_lvds(crtc, clock, adjusted_mode); | |
3613 | ||
3614 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
3615 | intel_dp_set_m_n(crtc, mode, adjusted_mode); | |
3616 | ||
3617 | I915_WRITE(DPLL(pipe), dpll); | |
3618 | ||
3619 | /* Wait for the clocks to stabilize. */ | |
3620 | POSTING_READ(DPLL(pipe)); | |
3621 | udelay(150); | |
3622 | ||
3623 | if (INTEL_INFO(dev)->gen >= 4) { | |
3624 | u32 temp = 0; | |
3625 | if (is_sdvo) { | |
3626 | temp = intel_mode_get_pixel_multiplier(adjusted_mode); | |
3627 | if (temp > 1) | |
3628 | temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
3629 | else | |
3630 | temp = 0; | |
3631 | } | |
3632 | I915_WRITE(DPLL_MD(pipe), temp); | |
3633 | } else { | |
3634 | /* The pixel multiplier can only be updated once the | |
3635 | * DPLL is enabled and the clocks are stable. | |
3636 | * | |
3637 | * So write it again. | |
3638 | */ | |
3639 | I915_WRITE(DPLL(pipe), dpll); | |
3640 | } | |
3641 | } | |
3642 | ||
3643 | static void i8xx_update_pll(struct drm_crtc *crtc, | |
3644 | struct drm_display_mode *adjusted_mode, | |
3645 | intel_clock_t *clock, | |
3646 | int num_connectors) | |
3647 | { | |
3648 | struct drm_device *dev = crtc->dev; | |
3649 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3650 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3651 | int pipe = intel_crtc->pipe; | |
3652 | u32 dpll; | |
3653 | ||
3654 | dpll = DPLL_VGA_MODE_DIS; | |
3655 | ||
3656 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
3657 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
3658 | } else { | |
3659 | if (clock->p1 == 2) | |
3660 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
3661 | else | |
3662 | dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
3663 | if (clock->p2 == 4) | |
3664 | dpll |= PLL_P2_DIVIDE_BY_4; | |
3665 | } | |
3666 | ||
3667 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT)) | |
3668 | /* XXX: just matching BIOS for now */ | |
3669 | /* dpll |= PLL_REF_INPUT_TVCLKINBC; */ | |
3670 | dpll |= 3; | |
3671 | else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) && | |
3672 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) | |
3673 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
3674 | else | |
3675 | dpll |= PLL_REF_INPUT_DREFCLK; | |
3676 | ||
3677 | dpll |= DPLL_VCO_ENABLE; | |
3678 | I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE); | |
3679 | POSTING_READ(DPLL(pipe)); | |
3680 | udelay(150); | |
3681 | ||
3682 | I915_WRITE(DPLL(pipe), dpll); | |
3683 | ||
3684 | /* Wait for the clocks to stabilize. */ | |
3685 | POSTING_READ(DPLL(pipe)); | |
3686 | udelay(150); | |
3687 | ||
3688 | /* The LVDS pin pair needs to be on before the DPLLs are enabled. | |
3689 | * This is an exception to the general rule that mode_set doesn't turn | |
3690 | * things on. | |
3691 | */ | |
3692 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
3693 | intel_update_lvds(crtc, clock, adjusted_mode); | |
3694 | ||
3695 | /* The pixel multiplier can only be updated once the | |
3696 | * DPLL is enabled and the clocks are stable. | |
3697 | * | |
3698 | * So write it again. | |
3699 | */ | |
3700 | I915_WRITE(DPLL(pipe), dpll); | |
3701 | } | |
3702 | ||
f564048e EA |
3703 | static int i9xx_crtc_mode_set(struct drm_crtc *crtc, |
3704 | struct drm_display_mode *mode, | |
3705 | struct drm_display_mode *adjusted_mode, | |
3706 | int x, int y, | |
3707 | struct drm_framebuffer *old_fb) | |
79e53945 JB |
3708 | { |
3709 | struct drm_device *dev = crtc->dev; | |
3710 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3711 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3712 | int pipe = intel_crtc->pipe; | |
80824003 | 3713 | int plane = intel_crtc->plane; |
c751ce4f | 3714 | int refclk, num_connectors = 0; |
652c393a | 3715 | intel_clock_t clock, reduced_clock; |
eb1cbe48 DV |
3716 | u32 dspcntr, pipeconf, vsyncshift; |
3717 | bool ok, has_reduced_clock = false, is_sdvo = false; | |
3718 | bool is_lvds = false, is_tv = false, is_dp = false; | |
79e53945 | 3719 | struct drm_mode_config *mode_config = &dev->mode_config; |
5eddb70b | 3720 | struct intel_encoder *encoder; |
d4906093 | 3721 | const intel_limit_t *limit; |
5c3b82e2 | 3722 | int ret; |
79e53945 | 3723 | |
5eddb70b CW |
3724 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) { |
3725 | if (encoder->base.crtc != crtc) | |
79e53945 JB |
3726 | continue; |
3727 | ||
5eddb70b | 3728 | switch (encoder->type) { |
79e53945 JB |
3729 | case INTEL_OUTPUT_LVDS: |
3730 | is_lvds = true; | |
3731 | break; | |
3732 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 3733 | case INTEL_OUTPUT_HDMI: |
79e53945 | 3734 | is_sdvo = true; |
5eddb70b | 3735 | if (encoder->needs_tv_clock) |
e2f0ba97 | 3736 | is_tv = true; |
79e53945 | 3737 | break; |
79e53945 JB |
3738 | case INTEL_OUTPUT_TVOUT: |
3739 | is_tv = true; | |
3740 | break; | |
a4fc5ed6 KP |
3741 | case INTEL_OUTPUT_DISPLAYPORT: |
3742 | is_dp = true; | |
3743 | break; | |
79e53945 | 3744 | } |
43565a06 | 3745 | |
c751ce4f | 3746 | num_connectors++; |
79e53945 JB |
3747 | } |
3748 | ||
c65d77d8 | 3749 | refclk = i9xx_get_refclk(crtc, num_connectors); |
79e53945 | 3750 | |
d4906093 ML |
3751 | /* |
3752 | * Returns a set of divisors for the desired target clock with the given | |
3753 | * refclk, or FALSE. The returned values represent the clock equation: | |
3754 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
3755 | */ | |
1b894b59 | 3756 | limit = intel_limit(crtc, refclk); |
cec2f356 SP |
3757 | ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL, |
3758 | &clock); | |
79e53945 JB |
3759 | if (!ok) { |
3760 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
5c3b82e2 | 3761 | return -EINVAL; |
79e53945 JB |
3762 | } |
3763 | ||
cda4b7d3 | 3764 | /* Ensure that the cursor is valid for the new mode before changing... */ |
6b383a7f | 3765 | intel_crtc_update_cursor(crtc, true); |
cda4b7d3 | 3766 | |
ddc9003c | 3767 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
cec2f356 SP |
3768 | /* |
3769 | * Ensure we match the reduced clock's P to the target clock. | |
3770 | * If the clocks don't match, we can't switch the display clock | |
3771 | * by using the FP0/FP1. In such case we will disable the LVDS | |
3772 | * downclock feature. | |
3773 | */ | |
ddc9003c | 3774 | has_reduced_clock = limit->find_pll(limit, crtc, |
5eddb70b CW |
3775 | dev_priv->lvds_downclock, |
3776 | refclk, | |
cec2f356 | 3777 | &clock, |
5eddb70b | 3778 | &reduced_clock); |
7026d4ac ZW |
3779 | } |
3780 | ||
c65d77d8 JB |
3781 | if (is_sdvo && is_tv) |
3782 | i9xx_adjust_sdvo_tv_clock(adjusted_mode, &clock); | |
7026d4ac | 3783 | |
a7516a05 JB |
3784 | i9xx_update_pll_dividers(crtc, &clock, has_reduced_clock ? |
3785 | &reduced_clock : NULL); | |
79e53945 | 3786 | |
eb1cbe48 DV |
3787 | if (IS_GEN2(dev)) |
3788 | i8xx_update_pll(crtc, adjusted_mode, &clock, num_connectors); | |
79e53945 | 3789 | else |
eb1cbe48 DV |
3790 | i9xx_update_pll(crtc, mode, adjusted_mode, &clock, |
3791 | has_reduced_clock ? &reduced_clock : NULL, | |
3792 | num_connectors); | |
79e53945 JB |
3793 | |
3794 | /* setup pipeconf */ | |
5eddb70b | 3795 | pipeconf = I915_READ(PIPECONF(pipe)); |
79e53945 JB |
3796 | |
3797 | /* Set up the display plane register */ | |
3798 | dspcntr = DISPPLANE_GAMMA_ENABLE; | |
3799 | ||
929c77fb EA |
3800 | if (pipe == 0) |
3801 | dspcntr &= ~DISPPLANE_SEL_PIPE_MASK; | |
3802 | else | |
3803 | dspcntr |= DISPPLANE_SEL_PIPE_B; | |
79e53945 | 3804 | |
a6c45cf0 | 3805 | if (pipe == 0 && INTEL_INFO(dev)->gen < 4) { |
79e53945 JB |
3806 | /* Enable pixel doubling when the dot clock is > 90% of the (display) |
3807 | * core speed. | |
3808 | * | |
3809 | * XXX: No double-wide on 915GM pipe B. Is that the only reason for the | |
3810 | * pipe == 0 check? | |
3811 | */ | |
e70236a8 JB |
3812 | if (mode->clock > |
3813 | dev_priv->display.get_display_clock_speed(dev) * 9 / 10) | |
5eddb70b | 3814 | pipeconf |= PIPECONF_DOUBLE_WIDE; |
79e53945 | 3815 | else |
5eddb70b | 3816 | pipeconf &= ~PIPECONF_DOUBLE_WIDE; |
79e53945 JB |
3817 | } |
3818 | ||
3b5c78a3 AJ |
3819 | /* default to 8bpc */ |
3820 | pipeconf &= ~(PIPECONF_BPP_MASK | PIPECONF_DITHER_EN); | |
3821 | if (is_dp) { | |
3822 | if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) { | |
3823 | pipeconf |= PIPECONF_BPP_6 | | |
3824 | PIPECONF_DITHER_EN | | |
3825 | PIPECONF_DITHER_TYPE_SP; | |
3826 | } | |
3827 | } | |
3828 | ||
28c97730 | 3829 | DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B'); |
79e53945 JB |
3830 | drm_mode_debug_printmodeline(mode); |
3831 | ||
a7516a05 JB |
3832 | if (HAS_PIPE_CXSR(dev)) { |
3833 | if (intel_crtc->lowfreq_avail) { | |
28c97730 | 3834 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); |
652c393a | 3835 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; |
a7516a05 | 3836 | } else { |
28c97730 | 3837 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); |
652c393a JB |
3838 | pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK; |
3839 | } | |
3840 | } | |
3841 | ||
617cf884 | 3842 | pipeconf &= ~PIPECONF_INTERLACE_MASK; |
dbb02575 DV |
3843 | if (!IS_GEN2(dev) && |
3844 | adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { | |
734b4157 KH |
3845 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; |
3846 | /* the chip adds 2 halflines automatically */ | |
734b4157 | 3847 | adjusted_mode->crtc_vtotal -= 1; |
734b4157 | 3848 | adjusted_mode->crtc_vblank_end -= 1; |
0529a0d9 DV |
3849 | vsyncshift = adjusted_mode->crtc_hsync_start |
3850 | - adjusted_mode->crtc_htotal/2; | |
3851 | } else { | |
617cf884 | 3852 | pipeconf |= PIPECONF_PROGRESSIVE; |
0529a0d9 DV |
3853 | vsyncshift = 0; |
3854 | } | |
3855 | ||
3856 | if (!IS_GEN3(dev)) | |
3857 | I915_WRITE(VSYNCSHIFT(pipe), vsyncshift); | |
734b4157 | 3858 | |
5eddb70b CW |
3859 | I915_WRITE(HTOTAL(pipe), |
3860 | (adjusted_mode->crtc_hdisplay - 1) | | |
79e53945 | 3861 | ((adjusted_mode->crtc_htotal - 1) << 16)); |
5eddb70b CW |
3862 | I915_WRITE(HBLANK(pipe), |
3863 | (adjusted_mode->crtc_hblank_start - 1) | | |
79e53945 | 3864 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); |
5eddb70b CW |
3865 | I915_WRITE(HSYNC(pipe), |
3866 | (adjusted_mode->crtc_hsync_start - 1) | | |
79e53945 | 3867 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); |
5eddb70b CW |
3868 | |
3869 | I915_WRITE(VTOTAL(pipe), | |
3870 | (adjusted_mode->crtc_vdisplay - 1) | | |
79e53945 | 3871 | ((adjusted_mode->crtc_vtotal - 1) << 16)); |
5eddb70b CW |
3872 | I915_WRITE(VBLANK(pipe), |
3873 | (adjusted_mode->crtc_vblank_start - 1) | | |
79e53945 | 3874 | ((adjusted_mode->crtc_vblank_end - 1) << 16)); |
5eddb70b CW |
3875 | I915_WRITE(VSYNC(pipe), |
3876 | (adjusted_mode->crtc_vsync_start - 1) | | |
79e53945 | 3877 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); |
5eddb70b CW |
3878 | |
3879 | /* pipesrc and dspsize control the size that is scaled from, | |
3880 | * which should always be the user's requested size. | |
79e53945 | 3881 | */ |
929c77fb EA |
3882 | I915_WRITE(DSPSIZE(plane), |
3883 | ((mode->vdisplay - 1) << 16) | | |
3884 | (mode->hdisplay - 1)); | |
3885 | I915_WRITE(DSPPOS(plane), 0); | |
5eddb70b CW |
3886 | I915_WRITE(PIPESRC(pipe), |
3887 | ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1)); | |
2c07245f | 3888 | |
f564048e EA |
3889 | I915_WRITE(PIPECONF(pipe), pipeconf); |
3890 | POSTING_READ(PIPECONF(pipe)); | |
929c77fb | 3891 | intel_enable_pipe(dev_priv, pipe, false); |
f564048e EA |
3892 | |
3893 | intel_wait_for_vblank(dev, pipe); | |
3894 | ||
f564048e EA |
3895 | I915_WRITE(DSPCNTR(plane), dspcntr); |
3896 | POSTING_READ(DSPCNTR(plane)); | |
3897 | ||
3898 | ret = intel_pipe_set_base(crtc, x, y, old_fb); | |
3899 | ||
3900 | intel_update_watermarks(dev); | |
3901 | ||
f564048e EA |
3902 | return ret; |
3903 | } | |
3904 | ||
9fb526db KP |
3905 | /* |
3906 | * Initialize reference clocks when the driver loads | |
3907 | */ | |
3908 | void ironlake_init_pch_refclk(struct drm_device *dev) | |
13d83a67 JB |
3909 | { |
3910 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3911 | struct drm_mode_config *mode_config = &dev->mode_config; | |
13d83a67 | 3912 | struct intel_encoder *encoder; |
13d83a67 JB |
3913 | u32 temp; |
3914 | bool has_lvds = false; | |
199e5d79 KP |
3915 | bool has_cpu_edp = false; |
3916 | bool has_pch_edp = false; | |
3917 | bool has_panel = false; | |
99eb6a01 KP |
3918 | bool has_ck505 = false; |
3919 | bool can_ssc = false; | |
13d83a67 JB |
3920 | |
3921 | /* We need to take the global config into account */ | |
199e5d79 KP |
3922 | list_for_each_entry(encoder, &mode_config->encoder_list, |
3923 | base.head) { | |
3924 | switch (encoder->type) { | |
3925 | case INTEL_OUTPUT_LVDS: | |
3926 | has_panel = true; | |
3927 | has_lvds = true; | |
3928 | break; | |
3929 | case INTEL_OUTPUT_EDP: | |
3930 | has_panel = true; | |
3931 | if (intel_encoder_is_pch_edp(&encoder->base)) | |
3932 | has_pch_edp = true; | |
3933 | else | |
3934 | has_cpu_edp = true; | |
3935 | break; | |
13d83a67 JB |
3936 | } |
3937 | } | |
3938 | ||
99eb6a01 KP |
3939 | if (HAS_PCH_IBX(dev)) { |
3940 | has_ck505 = dev_priv->display_clock_mode; | |
3941 | can_ssc = has_ck505; | |
3942 | } else { | |
3943 | has_ck505 = false; | |
3944 | can_ssc = true; | |
3945 | } | |
3946 | ||
3947 | DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n", | |
3948 | has_panel, has_lvds, has_pch_edp, has_cpu_edp, | |
3949 | has_ck505); | |
13d83a67 JB |
3950 | |
3951 | /* Ironlake: try to setup display ref clock before DPLL | |
3952 | * enabling. This is only under driver's control after | |
3953 | * PCH B stepping, previous chipset stepping should be | |
3954 | * ignoring this setting. | |
3955 | */ | |
3956 | temp = I915_READ(PCH_DREF_CONTROL); | |
3957 | /* Always enable nonspread source */ | |
3958 | temp &= ~DREF_NONSPREAD_SOURCE_MASK; | |
13d83a67 | 3959 | |
99eb6a01 KP |
3960 | if (has_ck505) |
3961 | temp |= DREF_NONSPREAD_CK505_ENABLE; | |
3962 | else | |
3963 | temp |= DREF_NONSPREAD_SOURCE_ENABLE; | |
13d83a67 | 3964 | |
199e5d79 KP |
3965 | if (has_panel) { |
3966 | temp &= ~DREF_SSC_SOURCE_MASK; | |
3967 | temp |= DREF_SSC_SOURCE_ENABLE; | |
13d83a67 | 3968 | |
199e5d79 | 3969 | /* SSC must be turned on before enabling the CPU output */ |
99eb6a01 | 3970 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 3971 | DRM_DEBUG_KMS("Using SSC on panel\n"); |
13d83a67 | 3972 | temp |= DREF_SSC1_ENABLE; |
e77166b5 DV |
3973 | } else |
3974 | temp &= ~DREF_SSC1_ENABLE; | |
199e5d79 KP |
3975 | |
3976 | /* Get SSC going before enabling the outputs */ | |
3977 | I915_WRITE(PCH_DREF_CONTROL, temp); | |
3978 | POSTING_READ(PCH_DREF_CONTROL); | |
3979 | udelay(200); | |
3980 | ||
13d83a67 JB |
3981 | temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
3982 | ||
3983 | /* Enable CPU source on CPU attached eDP */ | |
199e5d79 | 3984 | if (has_cpu_edp) { |
99eb6a01 | 3985 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 3986 | DRM_DEBUG_KMS("Using SSC on eDP\n"); |
13d83a67 | 3987 | temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; |
199e5d79 | 3988 | } |
13d83a67 JB |
3989 | else |
3990 | temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
199e5d79 KP |
3991 | } else |
3992 | temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
3993 | ||
3994 | I915_WRITE(PCH_DREF_CONTROL, temp); | |
3995 | POSTING_READ(PCH_DREF_CONTROL); | |
3996 | udelay(200); | |
3997 | } else { | |
3998 | DRM_DEBUG_KMS("Disabling SSC entirely\n"); | |
3999 | ||
4000 | temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK; | |
4001 | ||
4002 | /* Turn off CPU output */ | |
4003 | temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
4004 | ||
4005 | I915_WRITE(PCH_DREF_CONTROL, temp); | |
4006 | POSTING_READ(PCH_DREF_CONTROL); | |
4007 | udelay(200); | |
4008 | ||
4009 | /* Turn off the SSC source */ | |
4010 | temp &= ~DREF_SSC_SOURCE_MASK; | |
4011 | temp |= DREF_SSC_SOURCE_DISABLE; | |
4012 | ||
4013 | /* Turn off SSC1 */ | |
4014 | temp &= ~ DREF_SSC1_ENABLE; | |
4015 | ||
13d83a67 JB |
4016 | I915_WRITE(PCH_DREF_CONTROL, temp); |
4017 | POSTING_READ(PCH_DREF_CONTROL); | |
4018 | udelay(200); | |
4019 | } | |
4020 | } | |
4021 | ||
d9d444cb JB |
4022 | static int ironlake_get_refclk(struct drm_crtc *crtc) |
4023 | { | |
4024 | struct drm_device *dev = crtc->dev; | |
4025 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4026 | struct intel_encoder *encoder; | |
4027 | struct drm_mode_config *mode_config = &dev->mode_config; | |
4028 | struct intel_encoder *edp_encoder = NULL; | |
4029 | int num_connectors = 0; | |
4030 | bool is_lvds = false; | |
4031 | ||
4032 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) { | |
4033 | if (encoder->base.crtc != crtc) | |
4034 | continue; | |
4035 | ||
4036 | switch (encoder->type) { | |
4037 | case INTEL_OUTPUT_LVDS: | |
4038 | is_lvds = true; | |
4039 | break; | |
4040 | case INTEL_OUTPUT_EDP: | |
4041 | edp_encoder = encoder; | |
4042 | break; | |
4043 | } | |
4044 | num_connectors++; | |
4045 | } | |
4046 | ||
4047 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) { | |
4048 | DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n", | |
4049 | dev_priv->lvds_ssc_freq); | |
4050 | return dev_priv->lvds_ssc_freq * 1000; | |
4051 | } | |
4052 | ||
4053 | return 120000; | |
4054 | } | |
4055 | ||
f564048e EA |
4056 | static int ironlake_crtc_mode_set(struct drm_crtc *crtc, |
4057 | struct drm_display_mode *mode, | |
4058 | struct drm_display_mode *adjusted_mode, | |
4059 | int x, int y, | |
4060 | struct drm_framebuffer *old_fb) | |
79e53945 JB |
4061 | { |
4062 | struct drm_device *dev = crtc->dev; | |
4063 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4064 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4065 | int pipe = intel_crtc->pipe; | |
80824003 | 4066 | int plane = intel_crtc->plane; |
c751ce4f | 4067 | int refclk, num_connectors = 0; |
652c393a | 4068 | intel_clock_t clock, reduced_clock; |
5eddb70b | 4069 | u32 dpll, fp = 0, fp2 = 0, dspcntr, pipeconf; |
a07d6787 | 4070 | bool ok, has_reduced_clock = false, is_sdvo = false; |
a4fc5ed6 | 4071 | bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false; |
79e53945 | 4072 | struct drm_mode_config *mode_config = &dev->mode_config; |
e3aef172 | 4073 | struct intel_encoder *encoder, *edp_encoder = NULL; |
d4906093 | 4074 | const intel_limit_t *limit; |
5c3b82e2 | 4075 | int ret; |
2c07245f | 4076 | struct fdi_m_n m_n = {0}; |
fae14981 | 4077 | u32 temp; |
5a354204 JB |
4078 | int target_clock, pixel_multiplier, lane, link_bw, factor; |
4079 | unsigned int pipe_bpp; | |
4080 | bool dither; | |
e3aef172 | 4081 | bool is_cpu_edp = false, is_pch_edp = false; |
79e53945 | 4082 | |
5eddb70b CW |
4083 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) { |
4084 | if (encoder->base.crtc != crtc) | |
79e53945 JB |
4085 | continue; |
4086 | ||
5eddb70b | 4087 | switch (encoder->type) { |
79e53945 JB |
4088 | case INTEL_OUTPUT_LVDS: |
4089 | is_lvds = true; | |
4090 | break; | |
4091 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 4092 | case INTEL_OUTPUT_HDMI: |
79e53945 | 4093 | is_sdvo = true; |
5eddb70b | 4094 | if (encoder->needs_tv_clock) |
e2f0ba97 | 4095 | is_tv = true; |
79e53945 | 4096 | break; |
79e53945 JB |
4097 | case INTEL_OUTPUT_TVOUT: |
4098 | is_tv = true; | |
4099 | break; | |
4100 | case INTEL_OUTPUT_ANALOG: | |
4101 | is_crt = true; | |
4102 | break; | |
a4fc5ed6 KP |
4103 | case INTEL_OUTPUT_DISPLAYPORT: |
4104 | is_dp = true; | |
4105 | break; | |
32f9d658 | 4106 | case INTEL_OUTPUT_EDP: |
e3aef172 JB |
4107 | is_dp = true; |
4108 | if (intel_encoder_is_pch_edp(&encoder->base)) | |
4109 | is_pch_edp = true; | |
4110 | else | |
4111 | is_cpu_edp = true; | |
4112 | edp_encoder = encoder; | |
32f9d658 | 4113 | break; |
79e53945 | 4114 | } |
43565a06 | 4115 | |
c751ce4f | 4116 | num_connectors++; |
79e53945 JB |
4117 | } |
4118 | ||
d9d444cb | 4119 | refclk = ironlake_get_refclk(crtc); |
79e53945 | 4120 | |
d4906093 ML |
4121 | /* |
4122 | * Returns a set of divisors for the desired target clock with the given | |
4123 | * refclk, or FALSE. The returned values represent the clock equation: | |
4124 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
4125 | */ | |
1b894b59 | 4126 | limit = intel_limit(crtc, refclk); |
cec2f356 SP |
4127 | ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL, |
4128 | &clock); | |
79e53945 JB |
4129 | if (!ok) { |
4130 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
5c3b82e2 | 4131 | return -EINVAL; |
79e53945 JB |
4132 | } |
4133 | ||
cda4b7d3 | 4134 | /* Ensure that the cursor is valid for the new mode before changing... */ |
6b383a7f | 4135 | intel_crtc_update_cursor(crtc, true); |
cda4b7d3 | 4136 | |
ddc9003c | 4137 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
cec2f356 SP |
4138 | /* |
4139 | * Ensure we match the reduced clock's P to the target clock. | |
4140 | * If the clocks don't match, we can't switch the display clock | |
4141 | * by using the FP0/FP1. In such case we will disable the LVDS | |
4142 | * downclock feature. | |
4143 | */ | |
ddc9003c | 4144 | has_reduced_clock = limit->find_pll(limit, crtc, |
5eddb70b CW |
4145 | dev_priv->lvds_downclock, |
4146 | refclk, | |
cec2f356 | 4147 | &clock, |
5eddb70b | 4148 | &reduced_clock); |
652c393a | 4149 | } |
7026d4ac ZW |
4150 | /* SDVO TV has fixed PLL values depend on its clock range, |
4151 | this mirrors vbios setting. */ | |
4152 | if (is_sdvo && is_tv) { | |
4153 | if (adjusted_mode->clock >= 100000 | |
5eddb70b | 4154 | && adjusted_mode->clock < 140500) { |
7026d4ac ZW |
4155 | clock.p1 = 2; |
4156 | clock.p2 = 10; | |
4157 | clock.n = 3; | |
4158 | clock.m1 = 16; | |
4159 | clock.m2 = 8; | |
4160 | } else if (adjusted_mode->clock >= 140500 | |
5eddb70b | 4161 | && adjusted_mode->clock <= 200000) { |
7026d4ac ZW |
4162 | clock.p1 = 1; |
4163 | clock.p2 = 10; | |
4164 | clock.n = 6; | |
4165 | clock.m1 = 12; | |
4166 | clock.m2 = 8; | |
4167 | } | |
4168 | } | |
4169 | ||
2c07245f | 4170 | /* FDI link */ |
8febb297 EA |
4171 | pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode); |
4172 | lane = 0; | |
4173 | /* CPU eDP doesn't require FDI link, so just set DP M/N | |
4174 | according to current link config */ | |
e3aef172 | 4175 | if (is_cpu_edp) { |
8febb297 | 4176 | target_clock = mode->clock; |
e3aef172 | 4177 | intel_edp_link_config(edp_encoder, &lane, &link_bw); |
8febb297 EA |
4178 | } else { |
4179 | /* [e]DP over FDI requires target mode clock | |
4180 | instead of link clock */ | |
e3aef172 | 4181 | if (is_dp) |
5eb08b69 | 4182 | target_clock = mode->clock; |
8febb297 EA |
4183 | else |
4184 | target_clock = adjusted_mode->clock; | |
4185 | ||
4186 | /* FDI is a binary signal running at ~2.7GHz, encoding | |
4187 | * each output octet as 10 bits. The actual frequency | |
4188 | * is stored as a divider into a 100MHz clock, and the | |
4189 | * mode pixel clock is stored in units of 1KHz. | |
4190 | * Hence the bw of each lane in terms of the mode signal | |
4191 | * is: | |
4192 | */ | |
4193 | link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10; | |
4194 | } | |
58a27471 | 4195 | |
8febb297 EA |
4196 | /* determine panel color depth */ |
4197 | temp = I915_READ(PIPECONF(pipe)); | |
4198 | temp &= ~PIPE_BPC_MASK; | |
3b5c78a3 | 4199 | dither = intel_choose_pipe_bpp_dither(crtc, &pipe_bpp, mode); |
5a354204 JB |
4200 | switch (pipe_bpp) { |
4201 | case 18: | |
4202 | temp |= PIPE_6BPC; | |
8febb297 | 4203 | break; |
5a354204 JB |
4204 | case 24: |
4205 | temp |= PIPE_8BPC; | |
8febb297 | 4206 | break; |
5a354204 JB |
4207 | case 30: |
4208 | temp |= PIPE_10BPC; | |
8febb297 | 4209 | break; |
5a354204 JB |
4210 | case 36: |
4211 | temp |= PIPE_12BPC; | |
8febb297 EA |
4212 | break; |
4213 | default: | |
62ac41a6 JB |
4214 | WARN(1, "intel_choose_pipe_bpp returned invalid value %d\n", |
4215 | pipe_bpp); | |
5a354204 JB |
4216 | temp |= PIPE_8BPC; |
4217 | pipe_bpp = 24; | |
4218 | break; | |
8febb297 | 4219 | } |
77ffb597 | 4220 | |
5a354204 JB |
4221 | intel_crtc->bpp = pipe_bpp; |
4222 | I915_WRITE(PIPECONF(pipe), temp); | |
4223 | ||
8febb297 EA |
4224 | if (!lane) { |
4225 | /* | |
4226 | * Account for spread spectrum to avoid | |
4227 | * oversubscribing the link. Max center spread | |
4228 | * is 2.5%; use 5% for safety's sake. | |
4229 | */ | |
5a354204 | 4230 | u32 bps = target_clock * intel_crtc->bpp * 21 / 20; |
8febb297 | 4231 | lane = bps / (link_bw * 8) + 1; |
5eb08b69 | 4232 | } |
2c07245f | 4233 | |
8febb297 EA |
4234 | intel_crtc->fdi_lanes = lane; |
4235 | ||
4236 | if (pixel_multiplier > 1) | |
4237 | link_bw *= pixel_multiplier; | |
5a354204 JB |
4238 | ironlake_compute_m_n(intel_crtc->bpp, lane, target_clock, link_bw, |
4239 | &m_n); | |
8febb297 | 4240 | |
a07d6787 EA |
4241 | fp = clock.n << 16 | clock.m1 << 8 | clock.m2; |
4242 | if (has_reduced_clock) | |
4243 | fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 | | |
4244 | reduced_clock.m2; | |
79e53945 | 4245 | |
c1858123 | 4246 | /* Enable autotuning of the PLL clock (if permissible) */ |
8febb297 EA |
4247 | factor = 21; |
4248 | if (is_lvds) { | |
4249 | if ((intel_panel_use_ssc(dev_priv) && | |
4250 | dev_priv->lvds_ssc_freq == 100) || | |
4251 | (I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP) | |
4252 | factor = 25; | |
4253 | } else if (is_sdvo && is_tv) | |
4254 | factor = 20; | |
c1858123 | 4255 | |
cb0e0931 | 4256 | if (clock.m < factor * clock.n) |
8febb297 | 4257 | fp |= FP_CB_TUNE; |
2c07245f | 4258 | |
5eddb70b | 4259 | dpll = 0; |
2c07245f | 4260 | |
a07d6787 EA |
4261 | if (is_lvds) |
4262 | dpll |= DPLLB_MODE_LVDS; | |
4263 | else | |
4264 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
4265 | if (is_sdvo) { | |
4266 | int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode); | |
4267 | if (pixel_multiplier > 1) { | |
4268 | dpll |= (pixel_multiplier - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; | |
79e53945 | 4269 | } |
a07d6787 EA |
4270 | dpll |= DPLL_DVO_HIGH_SPEED; |
4271 | } | |
e3aef172 | 4272 | if (is_dp && !is_cpu_edp) |
a07d6787 | 4273 | dpll |= DPLL_DVO_HIGH_SPEED; |
79e53945 | 4274 | |
a07d6787 EA |
4275 | /* compute bitmask from p1 value */ |
4276 | dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
4277 | /* also FPA1 */ | |
4278 | dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
4279 | ||
4280 | switch (clock.p2) { | |
4281 | case 5: | |
4282 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
4283 | break; | |
4284 | case 7: | |
4285 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
4286 | break; | |
4287 | case 10: | |
4288 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
4289 | break; | |
4290 | case 14: | |
4291 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
4292 | break; | |
79e53945 JB |
4293 | } |
4294 | ||
43565a06 KH |
4295 | if (is_sdvo && is_tv) |
4296 | dpll |= PLL_REF_INPUT_TVCLKINBC; | |
4297 | else if (is_tv) | |
79e53945 | 4298 | /* XXX: just matching BIOS for now */ |
43565a06 | 4299 | /* dpll |= PLL_REF_INPUT_TVCLKINBC; */ |
79e53945 | 4300 | dpll |= 3; |
a7615030 | 4301 | else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
43565a06 | 4302 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
4303 | else |
4304 | dpll |= PLL_REF_INPUT_DREFCLK; | |
4305 | ||
4306 | /* setup pipeconf */ | |
5eddb70b | 4307 | pipeconf = I915_READ(PIPECONF(pipe)); |
79e53945 JB |
4308 | |
4309 | /* Set up the display plane register */ | |
4310 | dspcntr = DISPPLANE_GAMMA_ENABLE; | |
4311 | ||
f7cb34d4 | 4312 | DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe); |
79e53945 JB |
4313 | drm_mode_debug_printmodeline(mode); |
4314 | ||
ee7b9f93 JB |
4315 | /* CPU eDP is the only output that doesn't need a PCH PLL of its own */ |
4316 | if (!is_cpu_edp) { | |
4317 | struct intel_pch_pll *pll; | |
4b645f14 | 4318 | |
ee7b9f93 JB |
4319 | pll = intel_get_pch_pll(intel_crtc, dpll, fp); |
4320 | if (pll == NULL) { | |
4321 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n", | |
4322 | pipe); | |
4b645f14 JB |
4323 | return -EINVAL; |
4324 | } | |
ee7b9f93 JB |
4325 | } else |
4326 | intel_put_pch_pll(intel_crtc); | |
79e53945 JB |
4327 | |
4328 | /* The LVDS pin pair needs to be on before the DPLLs are enabled. | |
4329 | * This is an exception to the general rule that mode_set doesn't turn | |
4330 | * things on. | |
4331 | */ | |
4332 | if (is_lvds) { | |
fae14981 | 4333 | temp = I915_READ(PCH_LVDS); |
5eddb70b | 4334 | temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP; |
7885d205 JB |
4335 | if (HAS_PCH_CPT(dev)) { |
4336 | temp &= ~PORT_TRANS_SEL_MASK; | |
4b645f14 | 4337 | temp |= PORT_TRANS_SEL_CPT(pipe); |
7885d205 JB |
4338 | } else { |
4339 | if (pipe == 1) | |
4340 | temp |= LVDS_PIPEB_SELECT; | |
4341 | else | |
4342 | temp &= ~LVDS_PIPEB_SELECT; | |
4343 | } | |
4b645f14 | 4344 | |
a3e17eb8 | 4345 | /* set the corresponsding LVDS_BORDER bit */ |
5eddb70b | 4346 | temp |= dev_priv->lvds_border_bits; |
79e53945 JB |
4347 | /* Set the B0-B3 data pairs corresponding to whether we're going to |
4348 | * set the DPLLs for dual-channel mode or not. | |
4349 | */ | |
4350 | if (clock.p2 == 7) | |
5eddb70b | 4351 | temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP; |
79e53945 | 4352 | else |
5eddb70b | 4353 | temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP); |
79e53945 JB |
4354 | |
4355 | /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP) | |
4356 | * appropriately here, but we need to look more thoroughly into how | |
4357 | * panels behave in the two modes. | |
4358 | */ | |
284d5df5 | 4359 | temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY); |
aa9b500d | 4360 | if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC) |
284d5df5 | 4361 | temp |= LVDS_HSYNC_POLARITY; |
aa9b500d | 4362 | if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC) |
284d5df5 | 4363 | temp |= LVDS_VSYNC_POLARITY; |
fae14981 | 4364 | I915_WRITE(PCH_LVDS, temp); |
79e53945 | 4365 | } |
434ed097 | 4366 | |
8febb297 EA |
4367 | pipeconf &= ~PIPECONF_DITHER_EN; |
4368 | pipeconf &= ~PIPECONF_DITHER_TYPE_MASK; | |
5a354204 | 4369 | if ((is_lvds && dev_priv->lvds_dither) || dither) { |
8febb297 | 4370 | pipeconf |= PIPECONF_DITHER_EN; |
f74974c7 | 4371 | pipeconf |= PIPECONF_DITHER_TYPE_SP; |
434ed097 | 4372 | } |
e3aef172 | 4373 | if (is_dp && !is_cpu_edp) { |
a4fc5ed6 | 4374 | intel_dp_set_m_n(crtc, mode, adjusted_mode); |
8febb297 | 4375 | } else { |
8db9d77b | 4376 | /* For non-DP output, clear any trans DP clock recovery setting.*/ |
9db4a9c7 JB |
4377 | I915_WRITE(TRANSDATA_M1(pipe), 0); |
4378 | I915_WRITE(TRANSDATA_N1(pipe), 0); | |
4379 | I915_WRITE(TRANSDPLINK_M1(pipe), 0); | |
4380 | I915_WRITE(TRANSDPLINK_N1(pipe), 0); | |
8db9d77b | 4381 | } |
79e53945 | 4382 | |
ee7b9f93 JB |
4383 | if (intel_crtc->pch_pll) { |
4384 | I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll); | |
5eddb70b | 4385 | |
32f9d658 | 4386 | /* Wait for the clocks to stabilize. */ |
ee7b9f93 | 4387 | POSTING_READ(intel_crtc->pch_pll->pll_reg); |
32f9d658 ZW |
4388 | udelay(150); |
4389 | ||
8febb297 EA |
4390 | /* The pixel multiplier can only be updated once the |
4391 | * DPLL is enabled and the clocks are stable. | |
4392 | * | |
4393 | * So write it again. | |
4394 | */ | |
ee7b9f93 | 4395 | I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll); |
79e53945 | 4396 | } |
79e53945 | 4397 | |
5eddb70b | 4398 | intel_crtc->lowfreq_avail = false; |
ee7b9f93 | 4399 | if (intel_crtc->pch_pll) { |
4b645f14 | 4400 | if (is_lvds && has_reduced_clock && i915_powersave) { |
ee7b9f93 | 4401 | I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp2); |
4b645f14 JB |
4402 | intel_crtc->lowfreq_avail = true; |
4403 | if (HAS_PIPE_CXSR(dev)) { | |
4404 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); | |
4405 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; | |
4406 | } | |
4407 | } else { | |
ee7b9f93 | 4408 | I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp); |
4b645f14 JB |
4409 | if (HAS_PIPE_CXSR(dev)) { |
4410 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); | |
4411 | pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK; | |
4412 | } | |
652c393a JB |
4413 | } |
4414 | } | |
4415 | ||
617cf884 | 4416 | pipeconf &= ~PIPECONF_INTERLACE_MASK; |
734b4157 | 4417 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { |
5def474e | 4418 | pipeconf |= PIPECONF_INTERLACED_ILK; |
734b4157 | 4419 | /* the chip adds 2 halflines automatically */ |
734b4157 | 4420 | adjusted_mode->crtc_vtotal -= 1; |
734b4157 | 4421 | adjusted_mode->crtc_vblank_end -= 1; |
0529a0d9 DV |
4422 | I915_WRITE(VSYNCSHIFT(pipe), |
4423 | adjusted_mode->crtc_hsync_start | |
4424 | - adjusted_mode->crtc_htotal/2); | |
4425 | } else { | |
617cf884 | 4426 | pipeconf |= PIPECONF_PROGRESSIVE; |
0529a0d9 DV |
4427 | I915_WRITE(VSYNCSHIFT(pipe), 0); |
4428 | } | |
734b4157 | 4429 | |
5eddb70b CW |
4430 | I915_WRITE(HTOTAL(pipe), |
4431 | (adjusted_mode->crtc_hdisplay - 1) | | |
79e53945 | 4432 | ((adjusted_mode->crtc_htotal - 1) << 16)); |
5eddb70b CW |
4433 | I915_WRITE(HBLANK(pipe), |
4434 | (adjusted_mode->crtc_hblank_start - 1) | | |
79e53945 | 4435 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); |
5eddb70b CW |
4436 | I915_WRITE(HSYNC(pipe), |
4437 | (adjusted_mode->crtc_hsync_start - 1) | | |
79e53945 | 4438 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); |
5eddb70b CW |
4439 | |
4440 | I915_WRITE(VTOTAL(pipe), | |
4441 | (adjusted_mode->crtc_vdisplay - 1) | | |
79e53945 | 4442 | ((adjusted_mode->crtc_vtotal - 1) << 16)); |
5eddb70b CW |
4443 | I915_WRITE(VBLANK(pipe), |
4444 | (adjusted_mode->crtc_vblank_start - 1) | | |
79e53945 | 4445 | ((adjusted_mode->crtc_vblank_end - 1) << 16)); |
5eddb70b CW |
4446 | I915_WRITE(VSYNC(pipe), |
4447 | (adjusted_mode->crtc_vsync_start - 1) | | |
79e53945 | 4448 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); |
5eddb70b | 4449 | |
8febb297 EA |
4450 | /* pipesrc controls the size that is scaled from, which should |
4451 | * always be the user's requested size. | |
79e53945 | 4452 | */ |
5eddb70b CW |
4453 | I915_WRITE(PIPESRC(pipe), |
4454 | ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1)); | |
2c07245f | 4455 | |
8febb297 EA |
4456 | I915_WRITE(PIPE_DATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m); |
4457 | I915_WRITE(PIPE_DATA_N1(pipe), m_n.gmch_n); | |
4458 | I915_WRITE(PIPE_LINK_M1(pipe), m_n.link_m); | |
4459 | I915_WRITE(PIPE_LINK_N1(pipe), m_n.link_n); | |
2c07245f | 4460 | |
e3aef172 | 4461 | if (is_cpu_edp) |
8febb297 | 4462 | ironlake_set_pll_edp(crtc, adjusted_mode->clock); |
2c07245f | 4463 | |
5eddb70b CW |
4464 | I915_WRITE(PIPECONF(pipe), pipeconf); |
4465 | POSTING_READ(PIPECONF(pipe)); | |
79e53945 | 4466 | |
9d0498a2 | 4467 | intel_wait_for_vblank(dev, pipe); |
79e53945 | 4468 | |
5eddb70b | 4469 | I915_WRITE(DSPCNTR(plane), dspcntr); |
b24e7179 | 4470 | POSTING_READ(DSPCNTR(plane)); |
79e53945 | 4471 | |
5c3b82e2 | 4472 | ret = intel_pipe_set_base(crtc, x, y, old_fb); |
7662c8bd SL |
4473 | |
4474 | intel_update_watermarks(dev); | |
4475 | ||
1f803ee5 | 4476 | return ret; |
79e53945 JB |
4477 | } |
4478 | ||
f564048e EA |
4479 | static int intel_crtc_mode_set(struct drm_crtc *crtc, |
4480 | struct drm_display_mode *mode, | |
4481 | struct drm_display_mode *adjusted_mode, | |
4482 | int x, int y, | |
4483 | struct drm_framebuffer *old_fb) | |
4484 | { | |
4485 | struct drm_device *dev = crtc->dev; | |
4486 | struct drm_i915_private *dev_priv = dev->dev_private; | |
0b701d27 EA |
4487 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4488 | int pipe = intel_crtc->pipe; | |
f564048e EA |
4489 | int ret; |
4490 | ||
0b701d27 | 4491 | drm_vblank_pre_modeset(dev, pipe); |
7662c8bd | 4492 | |
f564048e EA |
4493 | ret = dev_priv->display.crtc_mode_set(crtc, mode, adjusted_mode, |
4494 | x, y, old_fb); | |
79e53945 | 4495 | drm_vblank_post_modeset(dev, pipe); |
5c3b82e2 | 4496 | |
d8e70a25 JB |
4497 | if (ret) |
4498 | intel_crtc->dpms_mode = DRM_MODE_DPMS_OFF; | |
4499 | else | |
4500 | intel_crtc->dpms_mode = DRM_MODE_DPMS_ON; | |
120eced9 | 4501 | |
1f803ee5 | 4502 | return ret; |
79e53945 JB |
4503 | } |
4504 | ||
3a9627f4 WF |
4505 | static bool intel_eld_uptodate(struct drm_connector *connector, |
4506 | int reg_eldv, uint32_t bits_eldv, | |
4507 | int reg_elda, uint32_t bits_elda, | |
4508 | int reg_edid) | |
4509 | { | |
4510 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
4511 | uint8_t *eld = connector->eld; | |
4512 | uint32_t i; | |
4513 | ||
4514 | i = I915_READ(reg_eldv); | |
4515 | i &= bits_eldv; | |
4516 | ||
4517 | if (!eld[0]) | |
4518 | return !i; | |
4519 | ||
4520 | if (!i) | |
4521 | return false; | |
4522 | ||
4523 | i = I915_READ(reg_elda); | |
4524 | i &= ~bits_elda; | |
4525 | I915_WRITE(reg_elda, i); | |
4526 | ||
4527 | for (i = 0; i < eld[2]; i++) | |
4528 | if (I915_READ(reg_edid) != *((uint32_t *)eld + i)) | |
4529 | return false; | |
4530 | ||
4531 | return true; | |
4532 | } | |
4533 | ||
e0dac65e WF |
4534 | static void g4x_write_eld(struct drm_connector *connector, |
4535 | struct drm_crtc *crtc) | |
4536 | { | |
4537 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
4538 | uint8_t *eld = connector->eld; | |
4539 | uint32_t eldv; | |
4540 | uint32_t len; | |
4541 | uint32_t i; | |
4542 | ||
4543 | i = I915_READ(G4X_AUD_VID_DID); | |
4544 | ||
4545 | if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL) | |
4546 | eldv = G4X_ELDV_DEVCL_DEVBLC; | |
4547 | else | |
4548 | eldv = G4X_ELDV_DEVCTG; | |
4549 | ||
3a9627f4 WF |
4550 | if (intel_eld_uptodate(connector, |
4551 | G4X_AUD_CNTL_ST, eldv, | |
4552 | G4X_AUD_CNTL_ST, G4X_ELD_ADDR, | |
4553 | G4X_HDMIW_HDMIEDID)) | |
4554 | return; | |
4555 | ||
e0dac65e WF |
4556 | i = I915_READ(G4X_AUD_CNTL_ST); |
4557 | i &= ~(eldv | G4X_ELD_ADDR); | |
4558 | len = (i >> 9) & 0x1f; /* ELD buffer size */ | |
4559 | I915_WRITE(G4X_AUD_CNTL_ST, i); | |
4560 | ||
4561 | if (!eld[0]) | |
4562 | return; | |
4563 | ||
4564 | len = min_t(uint8_t, eld[2], len); | |
4565 | DRM_DEBUG_DRIVER("ELD size %d\n", len); | |
4566 | for (i = 0; i < len; i++) | |
4567 | I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i)); | |
4568 | ||
4569 | i = I915_READ(G4X_AUD_CNTL_ST); | |
4570 | i |= eldv; | |
4571 | I915_WRITE(G4X_AUD_CNTL_ST, i); | |
4572 | } | |
4573 | ||
4574 | static void ironlake_write_eld(struct drm_connector *connector, | |
4575 | struct drm_crtc *crtc) | |
4576 | { | |
4577 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
4578 | uint8_t *eld = connector->eld; | |
4579 | uint32_t eldv; | |
4580 | uint32_t i; | |
4581 | int len; | |
4582 | int hdmiw_hdmiedid; | |
b6daa025 | 4583 | int aud_config; |
e0dac65e WF |
4584 | int aud_cntl_st; |
4585 | int aud_cntrl_st2; | |
4586 | ||
b3f33cbf | 4587 | if (HAS_PCH_IBX(connector->dev)) { |
1202b4c6 | 4588 | hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID_A; |
b6daa025 | 4589 | aud_config = IBX_AUD_CONFIG_A; |
1202b4c6 WF |
4590 | aud_cntl_st = IBX_AUD_CNTL_ST_A; |
4591 | aud_cntrl_st2 = IBX_AUD_CNTL_ST2; | |
e0dac65e | 4592 | } else { |
1202b4c6 | 4593 | hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID_A; |
b6daa025 | 4594 | aud_config = CPT_AUD_CONFIG_A; |
1202b4c6 WF |
4595 | aud_cntl_st = CPT_AUD_CNTL_ST_A; |
4596 | aud_cntrl_st2 = CPT_AUD_CNTRL_ST2; | |
e0dac65e WF |
4597 | } |
4598 | ||
4599 | i = to_intel_crtc(crtc)->pipe; | |
4600 | hdmiw_hdmiedid += i * 0x100; | |
4601 | aud_cntl_st += i * 0x100; | |
b6daa025 | 4602 | aud_config += i * 0x100; |
e0dac65e WF |
4603 | |
4604 | DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(i)); | |
4605 | ||
4606 | i = I915_READ(aud_cntl_st); | |
4607 | i = (i >> 29) & 0x3; /* DIP_Port_Select, 0x1 = PortB */ | |
4608 | if (!i) { | |
4609 | DRM_DEBUG_DRIVER("Audio directed to unknown port\n"); | |
4610 | /* operate blindly on all ports */ | |
1202b4c6 WF |
4611 | eldv = IBX_ELD_VALIDB; |
4612 | eldv |= IBX_ELD_VALIDB << 4; | |
4613 | eldv |= IBX_ELD_VALIDB << 8; | |
e0dac65e WF |
4614 | } else { |
4615 | DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i); | |
1202b4c6 | 4616 | eldv = IBX_ELD_VALIDB << ((i - 1) * 4); |
e0dac65e WF |
4617 | } |
4618 | ||
3a9627f4 WF |
4619 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) { |
4620 | DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n"); | |
4621 | eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */ | |
b6daa025 WF |
4622 | I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */ |
4623 | } else | |
4624 | I915_WRITE(aud_config, 0); | |
e0dac65e | 4625 | |
3a9627f4 WF |
4626 | if (intel_eld_uptodate(connector, |
4627 | aud_cntrl_st2, eldv, | |
4628 | aud_cntl_st, IBX_ELD_ADDRESS, | |
4629 | hdmiw_hdmiedid)) | |
4630 | return; | |
4631 | ||
e0dac65e WF |
4632 | i = I915_READ(aud_cntrl_st2); |
4633 | i &= ~eldv; | |
4634 | I915_WRITE(aud_cntrl_st2, i); | |
4635 | ||
4636 | if (!eld[0]) | |
4637 | return; | |
4638 | ||
e0dac65e | 4639 | i = I915_READ(aud_cntl_st); |
1202b4c6 | 4640 | i &= ~IBX_ELD_ADDRESS; |
e0dac65e WF |
4641 | I915_WRITE(aud_cntl_st, i); |
4642 | ||
4643 | len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */ | |
4644 | DRM_DEBUG_DRIVER("ELD size %d\n", len); | |
4645 | for (i = 0; i < len; i++) | |
4646 | I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i)); | |
4647 | ||
4648 | i = I915_READ(aud_cntrl_st2); | |
4649 | i |= eldv; | |
4650 | I915_WRITE(aud_cntrl_st2, i); | |
4651 | } | |
4652 | ||
4653 | void intel_write_eld(struct drm_encoder *encoder, | |
4654 | struct drm_display_mode *mode) | |
4655 | { | |
4656 | struct drm_crtc *crtc = encoder->crtc; | |
4657 | struct drm_connector *connector; | |
4658 | struct drm_device *dev = encoder->dev; | |
4659 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4660 | ||
4661 | connector = drm_select_eld(encoder, mode); | |
4662 | if (!connector) | |
4663 | return; | |
4664 | ||
4665 | DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", | |
4666 | connector->base.id, | |
4667 | drm_get_connector_name(connector), | |
4668 | connector->encoder->base.id, | |
4669 | drm_get_encoder_name(connector->encoder)); | |
4670 | ||
4671 | connector->eld[6] = drm_av_sync_delay(connector, mode) / 2; | |
4672 | ||
4673 | if (dev_priv->display.write_eld) | |
4674 | dev_priv->display.write_eld(connector, crtc); | |
4675 | } | |
4676 | ||
79e53945 JB |
4677 | /** Loads the palette/gamma unit for the CRTC with the prepared values */ |
4678 | void intel_crtc_load_lut(struct drm_crtc *crtc) | |
4679 | { | |
4680 | struct drm_device *dev = crtc->dev; | |
4681 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4682 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
9db4a9c7 | 4683 | int palreg = PALETTE(intel_crtc->pipe); |
79e53945 JB |
4684 | int i; |
4685 | ||
4686 | /* The clocks have to be on to load the palette. */ | |
aed3f09d | 4687 | if (!crtc->enabled || !intel_crtc->active) |
79e53945 JB |
4688 | return; |
4689 | ||
f2b115e6 | 4690 | /* use legacy palette for Ironlake */ |
bad720ff | 4691 | if (HAS_PCH_SPLIT(dev)) |
9db4a9c7 | 4692 | palreg = LGC_PALETTE(intel_crtc->pipe); |
2c07245f | 4693 | |
79e53945 JB |
4694 | for (i = 0; i < 256; i++) { |
4695 | I915_WRITE(palreg + 4 * i, | |
4696 | (intel_crtc->lut_r[i] << 16) | | |
4697 | (intel_crtc->lut_g[i] << 8) | | |
4698 | intel_crtc->lut_b[i]); | |
4699 | } | |
4700 | } | |
4701 | ||
560b85bb CW |
4702 | static void i845_update_cursor(struct drm_crtc *crtc, u32 base) |
4703 | { | |
4704 | struct drm_device *dev = crtc->dev; | |
4705 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4706 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4707 | bool visible = base != 0; | |
4708 | u32 cntl; | |
4709 | ||
4710 | if (intel_crtc->cursor_visible == visible) | |
4711 | return; | |
4712 | ||
9db4a9c7 | 4713 | cntl = I915_READ(_CURACNTR); |
560b85bb CW |
4714 | if (visible) { |
4715 | /* On these chipsets we can only modify the base whilst | |
4716 | * the cursor is disabled. | |
4717 | */ | |
9db4a9c7 | 4718 | I915_WRITE(_CURABASE, base); |
560b85bb CW |
4719 | |
4720 | cntl &= ~(CURSOR_FORMAT_MASK); | |
4721 | /* XXX width must be 64, stride 256 => 0x00 << 28 */ | |
4722 | cntl |= CURSOR_ENABLE | | |
4723 | CURSOR_GAMMA_ENABLE | | |
4724 | CURSOR_FORMAT_ARGB; | |
4725 | } else | |
4726 | cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE); | |
9db4a9c7 | 4727 | I915_WRITE(_CURACNTR, cntl); |
560b85bb CW |
4728 | |
4729 | intel_crtc->cursor_visible = visible; | |
4730 | } | |
4731 | ||
4732 | static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base) | |
4733 | { | |
4734 | struct drm_device *dev = crtc->dev; | |
4735 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4736 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4737 | int pipe = intel_crtc->pipe; | |
4738 | bool visible = base != 0; | |
4739 | ||
4740 | if (intel_crtc->cursor_visible != visible) { | |
548f245b | 4741 | uint32_t cntl = I915_READ(CURCNTR(pipe)); |
560b85bb CW |
4742 | if (base) { |
4743 | cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT); | |
4744 | cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE; | |
4745 | cntl |= pipe << 28; /* Connect to correct pipe */ | |
4746 | } else { | |
4747 | cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE); | |
4748 | cntl |= CURSOR_MODE_DISABLE; | |
4749 | } | |
9db4a9c7 | 4750 | I915_WRITE(CURCNTR(pipe), cntl); |
560b85bb CW |
4751 | |
4752 | intel_crtc->cursor_visible = visible; | |
4753 | } | |
4754 | /* and commit changes on next vblank */ | |
9db4a9c7 | 4755 | I915_WRITE(CURBASE(pipe), base); |
560b85bb CW |
4756 | } |
4757 | ||
65a21cd6 JB |
4758 | static void ivb_update_cursor(struct drm_crtc *crtc, u32 base) |
4759 | { | |
4760 | struct drm_device *dev = crtc->dev; | |
4761 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4762 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4763 | int pipe = intel_crtc->pipe; | |
4764 | bool visible = base != 0; | |
4765 | ||
4766 | if (intel_crtc->cursor_visible != visible) { | |
4767 | uint32_t cntl = I915_READ(CURCNTR_IVB(pipe)); | |
4768 | if (base) { | |
4769 | cntl &= ~CURSOR_MODE; | |
4770 | cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE; | |
4771 | } else { | |
4772 | cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE); | |
4773 | cntl |= CURSOR_MODE_DISABLE; | |
4774 | } | |
4775 | I915_WRITE(CURCNTR_IVB(pipe), cntl); | |
4776 | ||
4777 | intel_crtc->cursor_visible = visible; | |
4778 | } | |
4779 | /* and commit changes on next vblank */ | |
4780 | I915_WRITE(CURBASE_IVB(pipe), base); | |
4781 | } | |
4782 | ||
cda4b7d3 | 4783 | /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */ |
6b383a7f CW |
4784 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, |
4785 | bool on) | |
cda4b7d3 CW |
4786 | { |
4787 | struct drm_device *dev = crtc->dev; | |
4788 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4789 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4790 | int pipe = intel_crtc->pipe; | |
4791 | int x = intel_crtc->cursor_x; | |
4792 | int y = intel_crtc->cursor_y; | |
560b85bb | 4793 | u32 base, pos; |
cda4b7d3 CW |
4794 | bool visible; |
4795 | ||
4796 | pos = 0; | |
4797 | ||
6b383a7f | 4798 | if (on && crtc->enabled && crtc->fb) { |
cda4b7d3 CW |
4799 | base = intel_crtc->cursor_addr; |
4800 | if (x > (int) crtc->fb->width) | |
4801 | base = 0; | |
4802 | ||
4803 | if (y > (int) crtc->fb->height) | |
4804 | base = 0; | |
4805 | } else | |
4806 | base = 0; | |
4807 | ||
4808 | if (x < 0) { | |
4809 | if (x + intel_crtc->cursor_width < 0) | |
4810 | base = 0; | |
4811 | ||
4812 | pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; | |
4813 | x = -x; | |
4814 | } | |
4815 | pos |= x << CURSOR_X_SHIFT; | |
4816 | ||
4817 | if (y < 0) { | |
4818 | if (y + intel_crtc->cursor_height < 0) | |
4819 | base = 0; | |
4820 | ||
4821 | pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; | |
4822 | y = -y; | |
4823 | } | |
4824 | pos |= y << CURSOR_Y_SHIFT; | |
4825 | ||
4826 | visible = base != 0; | |
560b85bb | 4827 | if (!visible && !intel_crtc->cursor_visible) |
cda4b7d3 CW |
4828 | return; |
4829 | ||
0cd83aa9 | 4830 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) { |
65a21cd6 JB |
4831 | I915_WRITE(CURPOS_IVB(pipe), pos); |
4832 | ivb_update_cursor(crtc, base); | |
4833 | } else { | |
4834 | I915_WRITE(CURPOS(pipe), pos); | |
4835 | if (IS_845G(dev) || IS_I865G(dev)) | |
4836 | i845_update_cursor(crtc, base); | |
4837 | else | |
4838 | i9xx_update_cursor(crtc, base); | |
4839 | } | |
cda4b7d3 CW |
4840 | } |
4841 | ||
79e53945 | 4842 | static int intel_crtc_cursor_set(struct drm_crtc *crtc, |
05394f39 | 4843 | struct drm_file *file, |
79e53945 JB |
4844 | uint32_t handle, |
4845 | uint32_t width, uint32_t height) | |
4846 | { | |
4847 | struct drm_device *dev = crtc->dev; | |
4848 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4849 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
05394f39 | 4850 | struct drm_i915_gem_object *obj; |
cda4b7d3 | 4851 | uint32_t addr; |
3f8bc370 | 4852 | int ret; |
79e53945 | 4853 | |
28c97730 | 4854 | DRM_DEBUG_KMS("\n"); |
79e53945 JB |
4855 | |
4856 | /* if we want to turn off the cursor ignore width and height */ | |
4857 | if (!handle) { | |
28c97730 | 4858 | DRM_DEBUG_KMS("cursor off\n"); |
3f8bc370 | 4859 | addr = 0; |
05394f39 | 4860 | obj = NULL; |
5004417d | 4861 | mutex_lock(&dev->struct_mutex); |
3f8bc370 | 4862 | goto finish; |
79e53945 JB |
4863 | } |
4864 | ||
4865 | /* Currently we only support 64x64 cursors */ | |
4866 | if (width != 64 || height != 64) { | |
4867 | DRM_ERROR("we currently only support 64x64 cursors\n"); | |
4868 | return -EINVAL; | |
4869 | } | |
4870 | ||
05394f39 | 4871 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle)); |
c8725226 | 4872 | if (&obj->base == NULL) |
79e53945 JB |
4873 | return -ENOENT; |
4874 | ||
05394f39 | 4875 | if (obj->base.size < width * height * 4) { |
79e53945 | 4876 | DRM_ERROR("buffer is to small\n"); |
34b8686e DA |
4877 | ret = -ENOMEM; |
4878 | goto fail; | |
79e53945 JB |
4879 | } |
4880 | ||
71acb5eb | 4881 | /* we only need to pin inside GTT if cursor is non-phy */ |
7f9872e0 | 4882 | mutex_lock(&dev->struct_mutex); |
b295d1b6 | 4883 | if (!dev_priv->info->cursor_needs_physical) { |
d9e86c0e CW |
4884 | if (obj->tiling_mode) { |
4885 | DRM_ERROR("cursor cannot be tiled\n"); | |
4886 | ret = -EINVAL; | |
4887 | goto fail_locked; | |
4888 | } | |
4889 | ||
2da3b9b9 | 4890 | ret = i915_gem_object_pin_to_display_plane(obj, 0, NULL); |
e7b526bb CW |
4891 | if (ret) { |
4892 | DRM_ERROR("failed to move cursor bo into the GTT\n"); | |
2da3b9b9 | 4893 | goto fail_locked; |
e7b526bb CW |
4894 | } |
4895 | ||
d9e86c0e CW |
4896 | ret = i915_gem_object_put_fence(obj); |
4897 | if (ret) { | |
2da3b9b9 | 4898 | DRM_ERROR("failed to release fence for cursor"); |
d9e86c0e CW |
4899 | goto fail_unpin; |
4900 | } | |
4901 | ||
05394f39 | 4902 | addr = obj->gtt_offset; |
71acb5eb | 4903 | } else { |
6eeefaf3 | 4904 | int align = IS_I830(dev) ? 16 * 1024 : 256; |
05394f39 | 4905 | ret = i915_gem_attach_phys_object(dev, obj, |
6eeefaf3 CW |
4906 | (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1, |
4907 | align); | |
71acb5eb DA |
4908 | if (ret) { |
4909 | DRM_ERROR("failed to attach phys object\n"); | |
7f9872e0 | 4910 | goto fail_locked; |
71acb5eb | 4911 | } |
05394f39 | 4912 | addr = obj->phys_obj->handle->busaddr; |
3f8bc370 KH |
4913 | } |
4914 | ||
a6c45cf0 | 4915 | if (IS_GEN2(dev)) |
14b60391 JB |
4916 | I915_WRITE(CURSIZE, (height << 12) | width); |
4917 | ||
3f8bc370 | 4918 | finish: |
3f8bc370 | 4919 | if (intel_crtc->cursor_bo) { |
b295d1b6 | 4920 | if (dev_priv->info->cursor_needs_physical) { |
05394f39 | 4921 | if (intel_crtc->cursor_bo != obj) |
71acb5eb DA |
4922 | i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo); |
4923 | } else | |
4924 | i915_gem_object_unpin(intel_crtc->cursor_bo); | |
05394f39 | 4925 | drm_gem_object_unreference(&intel_crtc->cursor_bo->base); |
3f8bc370 | 4926 | } |
80824003 | 4927 | |
7f9872e0 | 4928 | mutex_unlock(&dev->struct_mutex); |
3f8bc370 KH |
4929 | |
4930 | intel_crtc->cursor_addr = addr; | |
05394f39 | 4931 | intel_crtc->cursor_bo = obj; |
cda4b7d3 CW |
4932 | intel_crtc->cursor_width = width; |
4933 | intel_crtc->cursor_height = height; | |
4934 | ||
6b383a7f | 4935 | intel_crtc_update_cursor(crtc, true); |
3f8bc370 | 4936 | |
79e53945 | 4937 | return 0; |
e7b526bb | 4938 | fail_unpin: |
05394f39 | 4939 | i915_gem_object_unpin(obj); |
7f9872e0 | 4940 | fail_locked: |
34b8686e | 4941 | mutex_unlock(&dev->struct_mutex); |
bc9025bd | 4942 | fail: |
05394f39 | 4943 | drm_gem_object_unreference_unlocked(&obj->base); |
34b8686e | 4944 | return ret; |
79e53945 JB |
4945 | } |
4946 | ||
4947 | static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y) | |
4948 | { | |
79e53945 | 4949 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 4950 | |
cda4b7d3 CW |
4951 | intel_crtc->cursor_x = x; |
4952 | intel_crtc->cursor_y = y; | |
652c393a | 4953 | |
6b383a7f | 4954 | intel_crtc_update_cursor(crtc, true); |
79e53945 JB |
4955 | |
4956 | return 0; | |
4957 | } | |
4958 | ||
4959 | /** Sets the color ramps on behalf of RandR */ | |
4960 | void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green, | |
4961 | u16 blue, int regno) | |
4962 | { | |
4963 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4964 | ||
4965 | intel_crtc->lut_r[regno] = red >> 8; | |
4966 | intel_crtc->lut_g[regno] = green >> 8; | |
4967 | intel_crtc->lut_b[regno] = blue >> 8; | |
4968 | } | |
4969 | ||
b8c00ac5 DA |
4970 | void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green, |
4971 | u16 *blue, int regno) | |
4972 | { | |
4973 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4974 | ||
4975 | *red = intel_crtc->lut_r[regno] << 8; | |
4976 | *green = intel_crtc->lut_g[regno] << 8; | |
4977 | *blue = intel_crtc->lut_b[regno] << 8; | |
4978 | } | |
4979 | ||
79e53945 | 4980 | static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green, |
7203425a | 4981 | u16 *blue, uint32_t start, uint32_t size) |
79e53945 | 4982 | { |
7203425a | 4983 | int end = (start + size > 256) ? 256 : start + size, i; |
79e53945 | 4984 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 4985 | |
7203425a | 4986 | for (i = start; i < end; i++) { |
79e53945 JB |
4987 | intel_crtc->lut_r[i] = red[i] >> 8; |
4988 | intel_crtc->lut_g[i] = green[i] >> 8; | |
4989 | intel_crtc->lut_b[i] = blue[i] >> 8; | |
4990 | } | |
4991 | ||
4992 | intel_crtc_load_lut(crtc); | |
4993 | } | |
4994 | ||
4995 | /** | |
4996 | * Get a pipe with a simple mode set on it for doing load-based monitor | |
4997 | * detection. | |
4998 | * | |
4999 | * It will be up to the load-detect code to adjust the pipe as appropriate for | |
c751ce4f | 5000 | * its requirements. The pipe will be connected to no other encoders. |
79e53945 | 5001 | * |
c751ce4f | 5002 | * Currently this code will only succeed if there is a pipe with no encoders |
79e53945 JB |
5003 | * configured for it. In the future, it could choose to temporarily disable |
5004 | * some outputs to free up a pipe for its use. | |
5005 | * | |
5006 | * \return crtc, or NULL if no pipes are available. | |
5007 | */ | |
5008 | ||
5009 | /* VESA 640x480x72Hz mode to set on the pipe */ | |
5010 | static struct drm_display_mode load_detect_mode = { | |
5011 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, | |
5012 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
5013 | }; | |
5014 | ||
d2dff872 CW |
5015 | static struct drm_framebuffer * |
5016 | intel_framebuffer_create(struct drm_device *dev, | |
308e5bcb | 5017 | struct drm_mode_fb_cmd2 *mode_cmd, |
d2dff872 CW |
5018 | struct drm_i915_gem_object *obj) |
5019 | { | |
5020 | struct intel_framebuffer *intel_fb; | |
5021 | int ret; | |
5022 | ||
5023 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); | |
5024 | if (!intel_fb) { | |
5025 | drm_gem_object_unreference_unlocked(&obj->base); | |
5026 | return ERR_PTR(-ENOMEM); | |
5027 | } | |
5028 | ||
5029 | ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj); | |
5030 | if (ret) { | |
5031 | drm_gem_object_unreference_unlocked(&obj->base); | |
5032 | kfree(intel_fb); | |
5033 | return ERR_PTR(ret); | |
5034 | } | |
5035 | ||
5036 | return &intel_fb->base; | |
5037 | } | |
5038 | ||
5039 | static u32 | |
5040 | intel_framebuffer_pitch_for_width(int width, int bpp) | |
5041 | { | |
5042 | u32 pitch = DIV_ROUND_UP(width * bpp, 8); | |
5043 | return ALIGN(pitch, 64); | |
5044 | } | |
5045 | ||
5046 | static u32 | |
5047 | intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp) | |
5048 | { | |
5049 | u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); | |
5050 | return ALIGN(pitch * mode->vdisplay, PAGE_SIZE); | |
5051 | } | |
5052 | ||
5053 | static struct drm_framebuffer * | |
5054 | intel_framebuffer_create_for_mode(struct drm_device *dev, | |
5055 | struct drm_display_mode *mode, | |
5056 | int depth, int bpp) | |
5057 | { | |
5058 | struct drm_i915_gem_object *obj; | |
308e5bcb | 5059 | struct drm_mode_fb_cmd2 mode_cmd; |
d2dff872 CW |
5060 | |
5061 | obj = i915_gem_alloc_object(dev, | |
5062 | intel_framebuffer_size_for_mode(mode, bpp)); | |
5063 | if (obj == NULL) | |
5064 | return ERR_PTR(-ENOMEM); | |
5065 | ||
5066 | mode_cmd.width = mode->hdisplay; | |
5067 | mode_cmd.height = mode->vdisplay; | |
308e5bcb JB |
5068 | mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width, |
5069 | bpp); | |
5ca0c34a | 5070 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth); |
d2dff872 CW |
5071 | |
5072 | return intel_framebuffer_create(dev, &mode_cmd, obj); | |
5073 | } | |
5074 | ||
5075 | static struct drm_framebuffer * | |
5076 | mode_fits_in_fbdev(struct drm_device *dev, | |
5077 | struct drm_display_mode *mode) | |
5078 | { | |
5079 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5080 | struct drm_i915_gem_object *obj; | |
5081 | struct drm_framebuffer *fb; | |
5082 | ||
5083 | if (dev_priv->fbdev == NULL) | |
5084 | return NULL; | |
5085 | ||
5086 | obj = dev_priv->fbdev->ifb.obj; | |
5087 | if (obj == NULL) | |
5088 | return NULL; | |
5089 | ||
5090 | fb = &dev_priv->fbdev->ifb.base; | |
01f2c773 VS |
5091 | if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay, |
5092 | fb->bits_per_pixel)) | |
d2dff872 CW |
5093 | return NULL; |
5094 | ||
01f2c773 | 5095 | if (obj->base.size < mode->vdisplay * fb->pitches[0]) |
d2dff872 CW |
5096 | return NULL; |
5097 | ||
5098 | return fb; | |
5099 | } | |
5100 | ||
7173188d CW |
5101 | bool intel_get_load_detect_pipe(struct intel_encoder *intel_encoder, |
5102 | struct drm_connector *connector, | |
5103 | struct drm_display_mode *mode, | |
8261b191 | 5104 | struct intel_load_detect_pipe *old) |
79e53945 JB |
5105 | { |
5106 | struct intel_crtc *intel_crtc; | |
5107 | struct drm_crtc *possible_crtc; | |
4ef69c7a | 5108 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
5109 | struct drm_crtc *crtc = NULL; |
5110 | struct drm_device *dev = encoder->dev; | |
d2dff872 | 5111 | struct drm_framebuffer *old_fb; |
79e53945 JB |
5112 | int i = -1; |
5113 | ||
d2dff872 CW |
5114 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
5115 | connector->base.id, drm_get_connector_name(connector), | |
5116 | encoder->base.id, drm_get_encoder_name(encoder)); | |
5117 | ||
79e53945 JB |
5118 | /* |
5119 | * Algorithm gets a little messy: | |
7a5e4805 | 5120 | * |
79e53945 JB |
5121 | * - if the connector already has an assigned crtc, use it (but make |
5122 | * sure it's on first) | |
7a5e4805 | 5123 | * |
79e53945 JB |
5124 | * - try to find the first unused crtc that can drive this connector, |
5125 | * and use that if we find one | |
79e53945 JB |
5126 | */ |
5127 | ||
5128 | /* See if we already have a CRTC for this connector */ | |
5129 | if (encoder->crtc) { | |
5130 | crtc = encoder->crtc; | |
8261b191 | 5131 | |
79e53945 | 5132 | intel_crtc = to_intel_crtc(crtc); |
8261b191 CW |
5133 | old->dpms_mode = intel_crtc->dpms_mode; |
5134 | old->load_detect_temp = false; | |
5135 | ||
5136 | /* Make sure the crtc and connector are running */ | |
79e53945 | 5137 | if (intel_crtc->dpms_mode != DRM_MODE_DPMS_ON) { |
6492711d CW |
5138 | struct drm_encoder_helper_funcs *encoder_funcs; |
5139 | struct drm_crtc_helper_funcs *crtc_funcs; | |
5140 | ||
79e53945 JB |
5141 | crtc_funcs = crtc->helper_private; |
5142 | crtc_funcs->dpms(crtc, DRM_MODE_DPMS_ON); | |
6492711d CW |
5143 | |
5144 | encoder_funcs = encoder->helper_private; | |
79e53945 JB |
5145 | encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON); |
5146 | } | |
8261b191 | 5147 | |
7173188d | 5148 | return true; |
79e53945 JB |
5149 | } |
5150 | ||
5151 | /* Find an unused one (if possible) */ | |
5152 | list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) { | |
5153 | i++; | |
5154 | if (!(encoder->possible_crtcs & (1 << i))) | |
5155 | continue; | |
5156 | if (!possible_crtc->enabled) { | |
5157 | crtc = possible_crtc; | |
5158 | break; | |
5159 | } | |
79e53945 JB |
5160 | } |
5161 | ||
5162 | /* | |
5163 | * If we didn't find an unused CRTC, don't use any. | |
5164 | */ | |
5165 | if (!crtc) { | |
7173188d CW |
5166 | DRM_DEBUG_KMS("no pipe available for load-detect\n"); |
5167 | return false; | |
79e53945 JB |
5168 | } |
5169 | ||
5170 | encoder->crtc = crtc; | |
c1c43977 | 5171 | connector->encoder = encoder; |
79e53945 JB |
5172 | |
5173 | intel_crtc = to_intel_crtc(crtc); | |
8261b191 CW |
5174 | old->dpms_mode = intel_crtc->dpms_mode; |
5175 | old->load_detect_temp = true; | |
d2dff872 | 5176 | old->release_fb = NULL; |
79e53945 | 5177 | |
6492711d CW |
5178 | if (!mode) |
5179 | mode = &load_detect_mode; | |
79e53945 | 5180 | |
d2dff872 CW |
5181 | old_fb = crtc->fb; |
5182 | ||
5183 | /* We need a framebuffer large enough to accommodate all accesses | |
5184 | * that the plane may generate whilst we perform load detection. | |
5185 | * We can not rely on the fbcon either being present (we get called | |
5186 | * during its initialisation to detect all boot displays, or it may | |
5187 | * not even exist) or that it is large enough to satisfy the | |
5188 | * requested mode. | |
5189 | */ | |
5190 | crtc->fb = mode_fits_in_fbdev(dev, mode); | |
5191 | if (crtc->fb == NULL) { | |
5192 | DRM_DEBUG_KMS("creating tmp fb for load-detection\n"); | |
5193 | crtc->fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32); | |
5194 | old->release_fb = crtc->fb; | |
5195 | } else | |
5196 | DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n"); | |
5197 | if (IS_ERR(crtc->fb)) { | |
5198 | DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n"); | |
5199 | crtc->fb = old_fb; | |
5200 | return false; | |
79e53945 | 5201 | } |
79e53945 | 5202 | |
d2dff872 | 5203 | if (!drm_crtc_helper_set_mode(crtc, mode, 0, 0, old_fb)) { |
6492711d | 5204 | DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n"); |
d2dff872 CW |
5205 | if (old->release_fb) |
5206 | old->release_fb->funcs->destroy(old->release_fb); | |
5207 | crtc->fb = old_fb; | |
6492711d | 5208 | return false; |
79e53945 | 5209 | } |
7173188d | 5210 | |
79e53945 | 5211 | /* let the connector get through one full cycle before testing */ |
9d0498a2 | 5212 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
79e53945 | 5213 | |
7173188d | 5214 | return true; |
79e53945 JB |
5215 | } |
5216 | ||
c1c43977 | 5217 | void intel_release_load_detect_pipe(struct intel_encoder *intel_encoder, |
8261b191 CW |
5218 | struct drm_connector *connector, |
5219 | struct intel_load_detect_pipe *old) | |
79e53945 | 5220 | { |
4ef69c7a | 5221 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
5222 | struct drm_device *dev = encoder->dev; |
5223 | struct drm_crtc *crtc = encoder->crtc; | |
5224 | struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private; | |
5225 | struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private; | |
5226 | ||
d2dff872 CW |
5227 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
5228 | connector->base.id, drm_get_connector_name(connector), | |
5229 | encoder->base.id, drm_get_encoder_name(encoder)); | |
5230 | ||
8261b191 | 5231 | if (old->load_detect_temp) { |
c1c43977 | 5232 | connector->encoder = NULL; |
79e53945 | 5233 | drm_helper_disable_unused_functions(dev); |
d2dff872 CW |
5234 | |
5235 | if (old->release_fb) | |
5236 | old->release_fb->funcs->destroy(old->release_fb); | |
5237 | ||
0622a53c | 5238 | return; |
79e53945 JB |
5239 | } |
5240 | ||
c751ce4f | 5241 | /* Switch crtc and encoder back off if necessary */ |
0622a53c CW |
5242 | if (old->dpms_mode != DRM_MODE_DPMS_ON) { |
5243 | encoder_funcs->dpms(encoder, old->dpms_mode); | |
8261b191 | 5244 | crtc_funcs->dpms(crtc, old->dpms_mode); |
79e53945 JB |
5245 | } |
5246 | } | |
5247 | ||
5248 | /* Returns the clock of the currently programmed mode of the given pipe. */ | |
5249 | static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc) | |
5250 | { | |
5251 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5252 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5253 | int pipe = intel_crtc->pipe; | |
548f245b | 5254 | u32 dpll = I915_READ(DPLL(pipe)); |
79e53945 JB |
5255 | u32 fp; |
5256 | intel_clock_t clock; | |
5257 | ||
5258 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
39adb7a5 | 5259 | fp = I915_READ(FP0(pipe)); |
79e53945 | 5260 | else |
39adb7a5 | 5261 | fp = I915_READ(FP1(pipe)); |
79e53945 JB |
5262 | |
5263 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
f2b115e6 AJ |
5264 | if (IS_PINEVIEW(dev)) { |
5265 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; | |
5266 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
5267 | } else { |
5268 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
5269 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
5270 | } | |
5271 | ||
a6c45cf0 | 5272 | if (!IS_GEN2(dev)) { |
f2b115e6 AJ |
5273 | if (IS_PINEVIEW(dev)) |
5274 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> | |
5275 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
5276 | else |
5277 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
5278 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
5279 | ||
5280 | switch (dpll & DPLL_MODE_MASK) { | |
5281 | case DPLLB_MODE_DAC_SERIAL: | |
5282 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
5283 | 5 : 10; | |
5284 | break; | |
5285 | case DPLLB_MODE_LVDS: | |
5286 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
5287 | 7 : 14; | |
5288 | break; | |
5289 | default: | |
28c97730 | 5290 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 JB |
5291 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
5292 | return 0; | |
5293 | } | |
5294 | ||
5295 | /* XXX: Handle the 100Mhz refclk */ | |
2177832f | 5296 | intel_clock(dev, 96000, &clock); |
79e53945 JB |
5297 | } else { |
5298 | bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN); | |
5299 | ||
5300 | if (is_lvds) { | |
5301 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
5302 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
5303 | clock.p2 = 14; | |
5304 | ||
5305 | if ((dpll & PLL_REF_INPUT_MASK) == | |
5306 | PLLB_REF_INPUT_SPREADSPECTRUMIN) { | |
5307 | /* XXX: might not be 66MHz */ | |
2177832f | 5308 | intel_clock(dev, 66000, &clock); |
79e53945 | 5309 | } else |
2177832f | 5310 | intel_clock(dev, 48000, &clock); |
79e53945 JB |
5311 | } else { |
5312 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
5313 | clock.p1 = 2; | |
5314 | else { | |
5315 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
5316 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
5317 | } | |
5318 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
5319 | clock.p2 = 4; | |
5320 | else | |
5321 | clock.p2 = 2; | |
5322 | ||
2177832f | 5323 | intel_clock(dev, 48000, &clock); |
79e53945 JB |
5324 | } |
5325 | } | |
5326 | ||
5327 | /* XXX: It would be nice to validate the clocks, but we can't reuse | |
5328 | * i830PllIsValid() because it relies on the xf86_config connector | |
5329 | * configuration being accurate, which it isn't necessarily. | |
5330 | */ | |
5331 | ||
5332 | return clock.dot; | |
5333 | } | |
5334 | ||
5335 | /** Returns the currently programmed mode of the given pipe. */ | |
5336 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
5337 | struct drm_crtc *crtc) | |
5338 | { | |
548f245b | 5339 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 JB |
5340 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5341 | int pipe = intel_crtc->pipe; | |
5342 | struct drm_display_mode *mode; | |
548f245b JB |
5343 | int htot = I915_READ(HTOTAL(pipe)); |
5344 | int hsync = I915_READ(HSYNC(pipe)); | |
5345 | int vtot = I915_READ(VTOTAL(pipe)); | |
5346 | int vsync = I915_READ(VSYNC(pipe)); | |
79e53945 JB |
5347 | |
5348 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
5349 | if (!mode) | |
5350 | return NULL; | |
5351 | ||
5352 | mode->clock = intel_crtc_clock_get(dev, crtc); | |
5353 | mode->hdisplay = (htot & 0xffff) + 1; | |
5354 | mode->htotal = ((htot & 0xffff0000) >> 16) + 1; | |
5355 | mode->hsync_start = (hsync & 0xffff) + 1; | |
5356 | mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; | |
5357 | mode->vdisplay = (vtot & 0xffff) + 1; | |
5358 | mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1; | |
5359 | mode->vsync_start = (vsync & 0xffff) + 1; | |
5360 | mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1; | |
5361 | ||
5362 | drm_mode_set_name(mode); | |
79e53945 JB |
5363 | |
5364 | return mode; | |
5365 | } | |
5366 | ||
652c393a JB |
5367 | #define GPU_IDLE_TIMEOUT 500 /* ms */ |
5368 | ||
5369 | /* When this timer fires, we've been idle for awhile */ | |
5370 | static void intel_gpu_idle_timer(unsigned long arg) | |
5371 | { | |
5372 | struct drm_device *dev = (struct drm_device *)arg; | |
5373 | drm_i915_private_t *dev_priv = dev->dev_private; | |
5374 | ||
ff7ea4c0 CW |
5375 | if (!list_empty(&dev_priv->mm.active_list)) { |
5376 | /* Still processing requests, so just re-arm the timer. */ | |
5377 | mod_timer(&dev_priv->idle_timer, jiffies + | |
5378 | msecs_to_jiffies(GPU_IDLE_TIMEOUT)); | |
5379 | return; | |
5380 | } | |
652c393a | 5381 | |
ff7ea4c0 | 5382 | dev_priv->busy = false; |
01dfba93 | 5383 | queue_work(dev_priv->wq, &dev_priv->idle_work); |
652c393a JB |
5384 | } |
5385 | ||
652c393a JB |
5386 | #define CRTC_IDLE_TIMEOUT 1000 /* ms */ |
5387 | ||
5388 | static void intel_crtc_idle_timer(unsigned long arg) | |
5389 | { | |
5390 | struct intel_crtc *intel_crtc = (struct intel_crtc *)arg; | |
5391 | struct drm_crtc *crtc = &intel_crtc->base; | |
5392 | drm_i915_private_t *dev_priv = crtc->dev->dev_private; | |
ff7ea4c0 | 5393 | struct intel_framebuffer *intel_fb; |
652c393a | 5394 | |
ff7ea4c0 CW |
5395 | intel_fb = to_intel_framebuffer(crtc->fb); |
5396 | if (intel_fb && intel_fb->obj->active) { | |
5397 | /* The framebuffer is still being accessed by the GPU. */ | |
5398 | mod_timer(&intel_crtc->idle_timer, jiffies + | |
5399 | msecs_to_jiffies(CRTC_IDLE_TIMEOUT)); | |
5400 | return; | |
5401 | } | |
652c393a | 5402 | |
ff7ea4c0 | 5403 | intel_crtc->busy = false; |
01dfba93 | 5404 | queue_work(dev_priv->wq, &dev_priv->idle_work); |
652c393a JB |
5405 | } |
5406 | ||
3dec0095 | 5407 | static void intel_increase_pllclock(struct drm_crtc *crtc) |
652c393a JB |
5408 | { |
5409 | struct drm_device *dev = crtc->dev; | |
5410 | drm_i915_private_t *dev_priv = dev->dev_private; | |
5411 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5412 | int pipe = intel_crtc->pipe; | |
dbdc6479 JB |
5413 | int dpll_reg = DPLL(pipe); |
5414 | int dpll; | |
652c393a | 5415 | |
bad720ff | 5416 | if (HAS_PCH_SPLIT(dev)) |
652c393a JB |
5417 | return; |
5418 | ||
5419 | if (!dev_priv->lvds_downclock_avail) | |
5420 | return; | |
5421 | ||
dbdc6479 | 5422 | dpll = I915_READ(dpll_reg); |
652c393a | 5423 | if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) { |
44d98a61 | 5424 | DRM_DEBUG_DRIVER("upclocking LVDS\n"); |
652c393a | 5425 | |
8ac5a6d5 | 5426 | assert_panel_unlocked(dev_priv, pipe); |
652c393a JB |
5427 | |
5428 | dpll &= ~DISPLAY_RATE_SELECT_FPA1; | |
5429 | I915_WRITE(dpll_reg, dpll); | |
9d0498a2 | 5430 | intel_wait_for_vblank(dev, pipe); |
dbdc6479 | 5431 | |
652c393a JB |
5432 | dpll = I915_READ(dpll_reg); |
5433 | if (dpll & DISPLAY_RATE_SELECT_FPA1) | |
44d98a61 | 5434 | DRM_DEBUG_DRIVER("failed to upclock LVDS!\n"); |
652c393a JB |
5435 | } |
5436 | ||
5437 | /* Schedule downclock */ | |
3dec0095 DV |
5438 | mod_timer(&intel_crtc->idle_timer, jiffies + |
5439 | msecs_to_jiffies(CRTC_IDLE_TIMEOUT)); | |
652c393a JB |
5440 | } |
5441 | ||
5442 | static void intel_decrease_pllclock(struct drm_crtc *crtc) | |
5443 | { | |
5444 | struct drm_device *dev = crtc->dev; | |
5445 | drm_i915_private_t *dev_priv = dev->dev_private; | |
5446 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
652c393a | 5447 | |
bad720ff | 5448 | if (HAS_PCH_SPLIT(dev)) |
652c393a JB |
5449 | return; |
5450 | ||
5451 | if (!dev_priv->lvds_downclock_avail) | |
5452 | return; | |
5453 | ||
5454 | /* | |
5455 | * Since this is called by a timer, we should never get here in | |
5456 | * the manual case. | |
5457 | */ | |
5458 | if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) { | |
dc257cf1 DV |
5459 | int pipe = intel_crtc->pipe; |
5460 | int dpll_reg = DPLL(pipe); | |
5461 | int dpll; | |
f6e5b160 | 5462 | |
44d98a61 | 5463 | DRM_DEBUG_DRIVER("downclocking LVDS\n"); |
652c393a | 5464 | |
8ac5a6d5 | 5465 | assert_panel_unlocked(dev_priv, pipe); |
652c393a | 5466 | |
dc257cf1 | 5467 | dpll = I915_READ(dpll_reg); |
652c393a JB |
5468 | dpll |= DISPLAY_RATE_SELECT_FPA1; |
5469 | I915_WRITE(dpll_reg, dpll); | |
9d0498a2 | 5470 | intel_wait_for_vblank(dev, pipe); |
652c393a JB |
5471 | dpll = I915_READ(dpll_reg); |
5472 | if (!(dpll & DISPLAY_RATE_SELECT_FPA1)) | |
44d98a61 | 5473 | DRM_DEBUG_DRIVER("failed to downclock LVDS!\n"); |
652c393a JB |
5474 | } |
5475 | ||
5476 | } | |
5477 | ||
5478 | /** | |
5479 | * intel_idle_update - adjust clocks for idleness | |
5480 | * @work: work struct | |
5481 | * | |
5482 | * Either the GPU or display (or both) went idle. Check the busy status | |
5483 | * here and adjust the CRTC and GPU clocks as necessary. | |
5484 | */ | |
5485 | static void intel_idle_update(struct work_struct *work) | |
5486 | { | |
5487 | drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t, | |
5488 | idle_work); | |
5489 | struct drm_device *dev = dev_priv->dev; | |
5490 | struct drm_crtc *crtc; | |
5491 | struct intel_crtc *intel_crtc; | |
5492 | ||
5493 | if (!i915_powersave) | |
5494 | return; | |
5495 | ||
5496 | mutex_lock(&dev->struct_mutex); | |
5497 | ||
7648fa99 JB |
5498 | i915_update_gfx_val(dev_priv); |
5499 | ||
652c393a JB |
5500 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
5501 | /* Skip inactive CRTCs */ | |
5502 | if (!crtc->fb) | |
5503 | continue; | |
5504 | ||
5505 | intel_crtc = to_intel_crtc(crtc); | |
5506 | if (!intel_crtc->busy) | |
5507 | intel_decrease_pllclock(crtc); | |
5508 | } | |
5509 | ||
45ac22c8 | 5510 | |
652c393a JB |
5511 | mutex_unlock(&dev->struct_mutex); |
5512 | } | |
5513 | ||
5514 | /** | |
5515 | * intel_mark_busy - mark the GPU and possibly the display busy | |
5516 | * @dev: drm device | |
5517 | * @obj: object we're operating on | |
5518 | * | |
5519 | * Callers can use this function to indicate that the GPU is busy processing | |
5520 | * commands. If @obj matches one of the CRTC objects (i.e. it's a scanout | |
5521 | * buffer), we'll also mark the display as busy, so we know to increase its | |
5522 | * clock frequency. | |
5523 | */ | |
05394f39 | 5524 | void intel_mark_busy(struct drm_device *dev, struct drm_i915_gem_object *obj) |
652c393a JB |
5525 | { |
5526 | drm_i915_private_t *dev_priv = dev->dev_private; | |
5527 | struct drm_crtc *crtc = NULL; | |
5528 | struct intel_framebuffer *intel_fb; | |
5529 | struct intel_crtc *intel_crtc; | |
5530 | ||
5e17ee74 ZW |
5531 | if (!drm_core_check_feature(dev, DRIVER_MODESET)) |
5532 | return; | |
5533 | ||
9104183d CW |
5534 | if (!dev_priv->busy) { |
5535 | intel_sanitize_pm(dev); | |
28cf798f | 5536 | dev_priv->busy = true; |
9104183d | 5537 | } else |
28cf798f CW |
5538 | mod_timer(&dev_priv->idle_timer, jiffies + |
5539 | msecs_to_jiffies(GPU_IDLE_TIMEOUT)); | |
652c393a JB |
5540 | |
5541 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
5542 | if (!crtc->fb) | |
5543 | continue; | |
5544 | ||
5545 | intel_crtc = to_intel_crtc(crtc); | |
5546 | intel_fb = to_intel_framebuffer(crtc->fb); | |
5547 | if (intel_fb->obj == obj) { | |
5548 | if (!intel_crtc->busy) { | |
5549 | /* Non-busy -> busy, upclock */ | |
3dec0095 | 5550 | intel_increase_pllclock(crtc); |
652c393a JB |
5551 | intel_crtc->busy = true; |
5552 | } else { | |
5553 | /* Busy -> busy, put off timer */ | |
5554 | mod_timer(&intel_crtc->idle_timer, jiffies + | |
5555 | msecs_to_jiffies(CRTC_IDLE_TIMEOUT)); | |
5556 | } | |
5557 | } | |
5558 | } | |
5559 | } | |
5560 | ||
79e53945 JB |
5561 | static void intel_crtc_destroy(struct drm_crtc *crtc) |
5562 | { | |
5563 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
67e77c5a DV |
5564 | struct drm_device *dev = crtc->dev; |
5565 | struct intel_unpin_work *work; | |
5566 | unsigned long flags; | |
5567 | ||
5568 | spin_lock_irqsave(&dev->event_lock, flags); | |
5569 | work = intel_crtc->unpin_work; | |
5570 | intel_crtc->unpin_work = NULL; | |
5571 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
5572 | ||
5573 | if (work) { | |
5574 | cancel_work_sync(&work->work); | |
5575 | kfree(work); | |
5576 | } | |
79e53945 JB |
5577 | |
5578 | drm_crtc_cleanup(crtc); | |
67e77c5a | 5579 | |
79e53945 JB |
5580 | kfree(intel_crtc); |
5581 | } | |
5582 | ||
6b95a207 KH |
5583 | static void intel_unpin_work_fn(struct work_struct *__work) |
5584 | { | |
5585 | struct intel_unpin_work *work = | |
5586 | container_of(__work, struct intel_unpin_work, work); | |
5587 | ||
5588 | mutex_lock(&work->dev->struct_mutex); | |
1690e1eb | 5589 | intel_unpin_fb_obj(work->old_fb_obj); |
05394f39 CW |
5590 | drm_gem_object_unreference(&work->pending_flip_obj->base); |
5591 | drm_gem_object_unreference(&work->old_fb_obj->base); | |
d9e86c0e | 5592 | |
7782de3b | 5593 | intel_update_fbc(work->dev); |
6b95a207 KH |
5594 | mutex_unlock(&work->dev->struct_mutex); |
5595 | kfree(work); | |
5596 | } | |
5597 | ||
1afe3e9d | 5598 | static void do_intel_finish_page_flip(struct drm_device *dev, |
49b14a5c | 5599 | struct drm_crtc *crtc) |
6b95a207 KH |
5600 | { |
5601 | drm_i915_private_t *dev_priv = dev->dev_private; | |
6b95a207 KH |
5602 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5603 | struct intel_unpin_work *work; | |
05394f39 | 5604 | struct drm_i915_gem_object *obj; |
6b95a207 | 5605 | struct drm_pending_vblank_event *e; |
49b14a5c | 5606 | struct timeval tnow, tvbl; |
6b95a207 KH |
5607 | unsigned long flags; |
5608 | ||
5609 | /* Ignore early vblank irqs */ | |
5610 | if (intel_crtc == NULL) | |
5611 | return; | |
5612 | ||
49b14a5c MK |
5613 | do_gettimeofday(&tnow); |
5614 | ||
6b95a207 KH |
5615 | spin_lock_irqsave(&dev->event_lock, flags); |
5616 | work = intel_crtc->unpin_work; | |
5617 | if (work == NULL || !work->pending) { | |
5618 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
5619 | return; | |
5620 | } | |
5621 | ||
5622 | intel_crtc->unpin_work = NULL; | |
6b95a207 KH |
5623 | |
5624 | if (work->event) { | |
5625 | e = work->event; | |
49b14a5c | 5626 | e->event.sequence = drm_vblank_count_and_time(dev, intel_crtc->pipe, &tvbl); |
0af7e4df MK |
5627 | |
5628 | /* Called before vblank count and timestamps have | |
5629 | * been updated for the vblank interval of flip | |
5630 | * completion? Need to increment vblank count and | |
5631 | * add one videorefresh duration to returned timestamp | |
49b14a5c MK |
5632 | * to account for this. We assume this happened if we |
5633 | * get called over 0.9 frame durations after the last | |
5634 | * timestamped vblank. | |
5635 | * | |
5636 | * This calculation can not be used with vrefresh rates | |
5637 | * below 5Hz (10Hz to be on the safe side) without | |
5638 | * promoting to 64 integers. | |
0af7e4df | 5639 | */ |
49b14a5c MK |
5640 | if (10 * (timeval_to_ns(&tnow) - timeval_to_ns(&tvbl)) > |
5641 | 9 * crtc->framedur_ns) { | |
0af7e4df | 5642 | e->event.sequence++; |
49b14a5c MK |
5643 | tvbl = ns_to_timeval(timeval_to_ns(&tvbl) + |
5644 | crtc->framedur_ns); | |
0af7e4df MK |
5645 | } |
5646 | ||
49b14a5c MK |
5647 | e->event.tv_sec = tvbl.tv_sec; |
5648 | e->event.tv_usec = tvbl.tv_usec; | |
0af7e4df | 5649 | |
6b95a207 KH |
5650 | list_add_tail(&e->base.link, |
5651 | &e->base.file_priv->event_list); | |
5652 | wake_up_interruptible(&e->base.file_priv->event_wait); | |
5653 | } | |
5654 | ||
0af7e4df MK |
5655 | drm_vblank_put(dev, intel_crtc->pipe); |
5656 | ||
6b95a207 KH |
5657 | spin_unlock_irqrestore(&dev->event_lock, flags); |
5658 | ||
05394f39 | 5659 | obj = work->old_fb_obj; |
d9e86c0e | 5660 | |
e59f2bac | 5661 | atomic_clear_mask(1 << intel_crtc->plane, |
05394f39 CW |
5662 | &obj->pending_flip.counter); |
5663 | if (atomic_read(&obj->pending_flip) == 0) | |
f787a5f5 | 5664 | wake_up(&dev_priv->pending_flip_queue); |
d9e86c0e | 5665 | |
6b95a207 | 5666 | schedule_work(&work->work); |
e5510fac JB |
5667 | |
5668 | trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj); | |
6b95a207 KH |
5669 | } |
5670 | ||
1afe3e9d JB |
5671 | void intel_finish_page_flip(struct drm_device *dev, int pipe) |
5672 | { | |
5673 | drm_i915_private_t *dev_priv = dev->dev_private; | |
5674 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
5675 | ||
49b14a5c | 5676 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
5677 | } |
5678 | ||
5679 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane) | |
5680 | { | |
5681 | drm_i915_private_t *dev_priv = dev->dev_private; | |
5682 | struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane]; | |
5683 | ||
49b14a5c | 5684 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
5685 | } |
5686 | ||
6b95a207 KH |
5687 | void intel_prepare_page_flip(struct drm_device *dev, int plane) |
5688 | { | |
5689 | drm_i915_private_t *dev_priv = dev->dev_private; | |
5690 | struct intel_crtc *intel_crtc = | |
5691 | to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]); | |
5692 | unsigned long flags; | |
5693 | ||
5694 | spin_lock_irqsave(&dev->event_lock, flags); | |
de3f440f | 5695 | if (intel_crtc->unpin_work) { |
4e5359cd SF |
5696 | if ((++intel_crtc->unpin_work->pending) > 1) |
5697 | DRM_ERROR("Prepared flip multiple times\n"); | |
de3f440f JB |
5698 | } else { |
5699 | DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n"); | |
5700 | } | |
6b95a207 KH |
5701 | spin_unlock_irqrestore(&dev->event_lock, flags); |
5702 | } | |
5703 | ||
8c9f3aaf JB |
5704 | static int intel_gen2_queue_flip(struct drm_device *dev, |
5705 | struct drm_crtc *crtc, | |
5706 | struct drm_framebuffer *fb, | |
5707 | struct drm_i915_gem_object *obj) | |
5708 | { | |
5709 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5710 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5711 | unsigned long offset; | |
5712 | u32 flip_mask; | |
6d90c952 | 5713 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
5714 | int ret; |
5715 | ||
6d90c952 | 5716 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 5717 | if (ret) |
83d4092b | 5718 | goto err; |
8c9f3aaf JB |
5719 | |
5720 | /* Offset into the new buffer for cases of shared fbs between CRTCs */ | |
01f2c773 | 5721 | offset = crtc->y * fb->pitches[0] + crtc->x * fb->bits_per_pixel/8; |
8c9f3aaf | 5722 | |
6d90c952 | 5723 | ret = intel_ring_begin(ring, 6); |
8c9f3aaf | 5724 | if (ret) |
83d4092b | 5725 | goto err_unpin; |
8c9f3aaf JB |
5726 | |
5727 | /* Can't queue multiple flips, so wait for the previous | |
5728 | * one to finish before executing the next. | |
5729 | */ | |
5730 | if (intel_crtc->plane) | |
5731 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
5732 | else | |
5733 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
5734 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
5735 | intel_ring_emit(ring, MI_NOOP); | |
5736 | intel_ring_emit(ring, MI_DISPLAY_FLIP | | |
5737 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
5738 | intel_ring_emit(ring, fb->pitches[0]); | |
5739 | intel_ring_emit(ring, obj->gtt_offset + offset); | |
5740 | intel_ring_emit(ring, 0); /* aux display base address, unused */ | |
5741 | intel_ring_advance(ring); | |
83d4092b CW |
5742 | return 0; |
5743 | ||
5744 | err_unpin: | |
5745 | intel_unpin_fb_obj(obj); | |
5746 | err: | |
8c9f3aaf JB |
5747 | return ret; |
5748 | } | |
5749 | ||
5750 | static int intel_gen3_queue_flip(struct drm_device *dev, | |
5751 | struct drm_crtc *crtc, | |
5752 | struct drm_framebuffer *fb, | |
5753 | struct drm_i915_gem_object *obj) | |
5754 | { | |
5755 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5756 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5757 | unsigned long offset; | |
5758 | u32 flip_mask; | |
6d90c952 | 5759 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
5760 | int ret; |
5761 | ||
6d90c952 | 5762 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 5763 | if (ret) |
83d4092b | 5764 | goto err; |
8c9f3aaf JB |
5765 | |
5766 | /* Offset into the new buffer for cases of shared fbs between CRTCs */ | |
01f2c773 | 5767 | offset = crtc->y * fb->pitches[0] + crtc->x * fb->bits_per_pixel/8; |
8c9f3aaf | 5768 | |
6d90c952 | 5769 | ret = intel_ring_begin(ring, 6); |
8c9f3aaf | 5770 | if (ret) |
83d4092b | 5771 | goto err_unpin; |
8c9f3aaf JB |
5772 | |
5773 | if (intel_crtc->plane) | |
5774 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
5775 | else | |
5776 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
5777 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
5778 | intel_ring_emit(ring, MI_NOOP); | |
5779 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | | |
5780 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
5781 | intel_ring_emit(ring, fb->pitches[0]); | |
5782 | intel_ring_emit(ring, obj->gtt_offset + offset); | |
5783 | intel_ring_emit(ring, MI_NOOP); | |
5784 | ||
5785 | intel_ring_advance(ring); | |
83d4092b CW |
5786 | return 0; |
5787 | ||
5788 | err_unpin: | |
5789 | intel_unpin_fb_obj(obj); | |
5790 | err: | |
8c9f3aaf JB |
5791 | return ret; |
5792 | } | |
5793 | ||
5794 | static int intel_gen4_queue_flip(struct drm_device *dev, | |
5795 | struct drm_crtc *crtc, | |
5796 | struct drm_framebuffer *fb, | |
5797 | struct drm_i915_gem_object *obj) | |
5798 | { | |
5799 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5800 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5801 | uint32_t pf, pipesrc; | |
6d90c952 | 5802 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
5803 | int ret; |
5804 | ||
6d90c952 | 5805 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 5806 | if (ret) |
83d4092b | 5807 | goto err; |
8c9f3aaf | 5808 | |
6d90c952 | 5809 | ret = intel_ring_begin(ring, 4); |
8c9f3aaf | 5810 | if (ret) |
83d4092b | 5811 | goto err_unpin; |
8c9f3aaf JB |
5812 | |
5813 | /* i965+ uses the linear or tiled offsets from the | |
5814 | * Display Registers (which do not change across a page-flip) | |
5815 | * so we need only reprogram the base address. | |
5816 | */ | |
6d90c952 DV |
5817 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
5818 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
5819 | intel_ring_emit(ring, fb->pitches[0]); | |
5820 | intel_ring_emit(ring, obj->gtt_offset | obj->tiling_mode); | |
8c9f3aaf JB |
5821 | |
5822 | /* XXX Enabling the panel-fitter across page-flip is so far | |
5823 | * untested on non-native modes, so ignore it for now. | |
5824 | * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE; | |
5825 | */ | |
5826 | pf = 0; | |
5827 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; | |
6d90c952 DV |
5828 | intel_ring_emit(ring, pf | pipesrc); |
5829 | intel_ring_advance(ring); | |
83d4092b CW |
5830 | return 0; |
5831 | ||
5832 | err_unpin: | |
5833 | intel_unpin_fb_obj(obj); | |
5834 | err: | |
8c9f3aaf JB |
5835 | return ret; |
5836 | } | |
5837 | ||
5838 | static int intel_gen6_queue_flip(struct drm_device *dev, | |
5839 | struct drm_crtc *crtc, | |
5840 | struct drm_framebuffer *fb, | |
5841 | struct drm_i915_gem_object *obj) | |
5842 | { | |
5843 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5844 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6d90c952 | 5845 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
5846 | uint32_t pf, pipesrc; |
5847 | int ret; | |
5848 | ||
6d90c952 | 5849 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 5850 | if (ret) |
83d4092b | 5851 | goto err; |
8c9f3aaf | 5852 | |
6d90c952 | 5853 | ret = intel_ring_begin(ring, 4); |
8c9f3aaf | 5854 | if (ret) |
83d4092b | 5855 | goto err_unpin; |
8c9f3aaf | 5856 | |
6d90c952 DV |
5857 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
5858 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
5859 | intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode); | |
5860 | intel_ring_emit(ring, obj->gtt_offset); | |
8c9f3aaf | 5861 | |
dc257cf1 DV |
5862 | /* Contrary to the suggestions in the documentation, |
5863 | * "Enable Panel Fitter" does not seem to be required when page | |
5864 | * flipping with a non-native mode, and worse causes a normal | |
5865 | * modeset to fail. | |
5866 | * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE; | |
5867 | */ | |
5868 | pf = 0; | |
8c9f3aaf | 5869 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; |
6d90c952 DV |
5870 | intel_ring_emit(ring, pf | pipesrc); |
5871 | intel_ring_advance(ring); | |
83d4092b CW |
5872 | return 0; |
5873 | ||
5874 | err_unpin: | |
5875 | intel_unpin_fb_obj(obj); | |
5876 | err: | |
8c9f3aaf JB |
5877 | return ret; |
5878 | } | |
5879 | ||
7c9017e5 JB |
5880 | /* |
5881 | * On gen7 we currently use the blit ring because (in early silicon at least) | |
5882 | * the render ring doesn't give us interrpts for page flip completion, which | |
5883 | * means clients will hang after the first flip is queued. Fortunately the | |
5884 | * blit ring generates interrupts properly, so use it instead. | |
5885 | */ | |
5886 | static int intel_gen7_queue_flip(struct drm_device *dev, | |
5887 | struct drm_crtc *crtc, | |
5888 | struct drm_framebuffer *fb, | |
5889 | struct drm_i915_gem_object *obj) | |
5890 | { | |
5891 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5892 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5893 | struct intel_ring_buffer *ring = &dev_priv->ring[BCS]; | |
5894 | int ret; | |
5895 | ||
5896 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); | |
5897 | if (ret) | |
83d4092b | 5898 | goto err; |
7c9017e5 JB |
5899 | |
5900 | ret = intel_ring_begin(ring, 4); | |
5901 | if (ret) | |
83d4092b | 5902 | goto err_unpin; |
7c9017e5 JB |
5903 | |
5904 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | (intel_crtc->plane << 19)); | |
01f2c773 | 5905 | intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode)); |
7c9017e5 JB |
5906 | intel_ring_emit(ring, (obj->gtt_offset)); |
5907 | intel_ring_emit(ring, (MI_NOOP)); | |
5908 | intel_ring_advance(ring); | |
83d4092b CW |
5909 | return 0; |
5910 | ||
5911 | err_unpin: | |
5912 | intel_unpin_fb_obj(obj); | |
5913 | err: | |
7c9017e5 JB |
5914 | return ret; |
5915 | } | |
5916 | ||
8c9f3aaf JB |
5917 | static int intel_default_queue_flip(struct drm_device *dev, |
5918 | struct drm_crtc *crtc, | |
5919 | struct drm_framebuffer *fb, | |
5920 | struct drm_i915_gem_object *obj) | |
5921 | { | |
5922 | return -ENODEV; | |
5923 | } | |
5924 | ||
6b95a207 KH |
5925 | static int intel_crtc_page_flip(struct drm_crtc *crtc, |
5926 | struct drm_framebuffer *fb, | |
5927 | struct drm_pending_vblank_event *event) | |
5928 | { | |
5929 | struct drm_device *dev = crtc->dev; | |
5930 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5931 | struct intel_framebuffer *intel_fb; | |
05394f39 | 5932 | struct drm_i915_gem_object *obj; |
6b95a207 KH |
5933 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5934 | struct intel_unpin_work *work; | |
8c9f3aaf | 5935 | unsigned long flags; |
52e68630 | 5936 | int ret; |
6b95a207 KH |
5937 | |
5938 | work = kzalloc(sizeof *work, GFP_KERNEL); | |
5939 | if (work == NULL) | |
5940 | return -ENOMEM; | |
5941 | ||
6b95a207 KH |
5942 | work->event = event; |
5943 | work->dev = crtc->dev; | |
5944 | intel_fb = to_intel_framebuffer(crtc->fb); | |
b1b87f6b | 5945 | work->old_fb_obj = intel_fb->obj; |
6b95a207 KH |
5946 | INIT_WORK(&work->work, intel_unpin_work_fn); |
5947 | ||
7317c75e JB |
5948 | ret = drm_vblank_get(dev, intel_crtc->pipe); |
5949 | if (ret) | |
5950 | goto free_work; | |
5951 | ||
6b95a207 KH |
5952 | /* We borrow the event spin lock for protecting unpin_work */ |
5953 | spin_lock_irqsave(&dev->event_lock, flags); | |
5954 | if (intel_crtc->unpin_work) { | |
5955 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
5956 | kfree(work); | |
7317c75e | 5957 | drm_vblank_put(dev, intel_crtc->pipe); |
468f0b44 CW |
5958 | |
5959 | DRM_DEBUG_DRIVER("flip queue: crtc already busy\n"); | |
6b95a207 KH |
5960 | return -EBUSY; |
5961 | } | |
5962 | intel_crtc->unpin_work = work; | |
5963 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
5964 | ||
5965 | intel_fb = to_intel_framebuffer(fb); | |
5966 | obj = intel_fb->obj; | |
5967 | ||
468f0b44 | 5968 | mutex_lock(&dev->struct_mutex); |
6b95a207 | 5969 | |
75dfca80 | 5970 | /* Reference the objects for the scheduled work. */ |
05394f39 CW |
5971 | drm_gem_object_reference(&work->old_fb_obj->base); |
5972 | drm_gem_object_reference(&obj->base); | |
6b95a207 KH |
5973 | |
5974 | crtc->fb = fb; | |
96b099fd | 5975 | |
e1f99ce6 | 5976 | work->pending_flip_obj = obj; |
e1f99ce6 | 5977 | |
4e5359cd SF |
5978 | work->enable_stall_check = true; |
5979 | ||
e1f99ce6 CW |
5980 | /* Block clients from rendering to the new back buffer until |
5981 | * the flip occurs and the object is no longer visible. | |
5982 | */ | |
05394f39 | 5983 | atomic_add(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip); |
e1f99ce6 | 5984 | |
8c9f3aaf JB |
5985 | ret = dev_priv->display.queue_flip(dev, crtc, fb, obj); |
5986 | if (ret) | |
5987 | goto cleanup_pending; | |
6b95a207 | 5988 | |
7782de3b | 5989 | intel_disable_fbc(dev); |
6b95a207 KH |
5990 | mutex_unlock(&dev->struct_mutex); |
5991 | ||
e5510fac JB |
5992 | trace_i915_flip_request(intel_crtc->plane, obj); |
5993 | ||
6b95a207 | 5994 | return 0; |
96b099fd | 5995 | |
8c9f3aaf JB |
5996 | cleanup_pending: |
5997 | atomic_sub(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip); | |
05394f39 CW |
5998 | drm_gem_object_unreference(&work->old_fb_obj->base); |
5999 | drm_gem_object_unreference(&obj->base); | |
96b099fd CW |
6000 | mutex_unlock(&dev->struct_mutex); |
6001 | ||
6002 | spin_lock_irqsave(&dev->event_lock, flags); | |
6003 | intel_crtc->unpin_work = NULL; | |
6004 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
6005 | ||
7317c75e JB |
6006 | drm_vblank_put(dev, intel_crtc->pipe); |
6007 | free_work: | |
96b099fd CW |
6008 | kfree(work); |
6009 | ||
6010 | return ret; | |
6b95a207 KH |
6011 | } |
6012 | ||
47f1c6c9 CW |
6013 | static void intel_sanitize_modesetting(struct drm_device *dev, |
6014 | int pipe, int plane) | |
6015 | { | |
6016 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6017 | u32 reg, val; | |
6018 | ||
f47166d2 CW |
6019 | /* Clear any frame start delays used for debugging left by the BIOS */ |
6020 | for_each_pipe(pipe) { | |
6021 | reg = PIPECONF(pipe); | |
6022 | I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK); | |
6023 | } | |
6024 | ||
47f1c6c9 CW |
6025 | if (HAS_PCH_SPLIT(dev)) |
6026 | return; | |
6027 | ||
6028 | /* Who knows what state these registers were left in by the BIOS or | |
6029 | * grub? | |
6030 | * | |
6031 | * If we leave the registers in a conflicting state (e.g. with the | |
6032 | * display plane reading from the other pipe than the one we intend | |
6033 | * to use) then when we attempt to teardown the active mode, we will | |
6034 | * not disable the pipes and planes in the correct order -- leaving | |
6035 | * a plane reading from a disabled pipe and possibly leading to | |
6036 | * undefined behaviour. | |
6037 | */ | |
6038 | ||
6039 | reg = DSPCNTR(plane); | |
6040 | val = I915_READ(reg); | |
6041 | ||
6042 | if ((val & DISPLAY_PLANE_ENABLE) == 0) | |
6043 | return; | |
6044 | if (!!(val & DISPPLANE_SEL_PIPE_MASK) == pipe) | |
6045 | return; | |
6046 | ||
6047 | /* This display plane is active and attached to the other CPU pipe. */ | |
6048 | pipe = !pipe; | |
6049 | ||
6050 | /* Disable the plane and wait for it to stop reading from the pipe. */ | |
b24e7179 JB |
6051 | intel_disable_plane(dev_priv, plane, pipe); |
6052 | intel_disable_pipe(dev_priv, pipe); | |
47f1c6c9 | 6053 | } |
79e53945 | 6054 | |
f6e5b160 CW |
6055 | static void intel_crtc_reset(struct drm_crtc *crtc) |
6056 | { | |
6057 | struct drm_device *dev = crtc->dev; | |
6058 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6059 | ||
6060 | /* Reset flags back to the 'unknown' status so that they | |
6061 | * will be correctly set on the initial modeset. | |
6062 | */ | |
6063 | intel_crtc->dpms_mode = -1; | |
6064 | ||
6065 | /* We need to fix up any BIOS configuration that conflicts with | |
6066 | * our expectations. | |
6067 | */ | |
6068 | intel_sanitize_modesetting(dev, intel_crtc->pipe, intel_crtc->plane); | |
6069 | } | |
6070 | ||
6071 | static struct drm_crtc_helper_funcs intel_helper_funcs = { | |
6072 | .dpms = intel_crtc_dpms, | |
6073 | .mode_fixup = intel_crtc_mode_fixup, | |
6074 | .mode_set = intel_crtc_mode_set, | |
6075 | .mode_set_base = intel_pipe_set_base, | |
6076 | .mode_set_base_atomic = intel_pipe_set_base_atomic, | |
6077 | .load_lut = intel_crtc_load_lut, | |
6078 | .disable = intel_crtc_disable, | |
6079 | }; | |
6080 | ||
6081 | static const struct drm_crtc_funcs intel_crtc_funcs = { | |
6082 | .reset = intel_crtc_reset, | |
6083 | .cursor_set = intel_crtc_cursor_set, | |
6084 | .cursor_move = intel_crtc_cursor_move, | |
6085 | .gamma_set = intel_crtc_gamma_set, | |
6086 | .set_config = drm_crtc_helper_set_config, | |
6087 | .destroy = intel_crtc_destroy, | |
6088 | .page_flip = intel_crtc_page_flip, | |
6089 | }; | |
6090 | ||
ee7b9f93 JB |
6091 | static void intel_pch_pll_init(struct drm_device *dev) |
6092 | { | |
6093 | drm_i915_private_t *dev_priv = dev->dev_private; | |
6094 | int i; | |
6095 | ||
6096 | if (dev_priv->num_pch_pll == 0) { | |
6097 | DRM_DEBUG_KMS("No PCH PLLs on this hardware, skipping initialisation\n"); | |
6098 | return; | |
6099 | } | |
6100 | ||
6101 | for (i = 0; i < dev_priv->num_pch_pll; i++) { | |
6102 | dev_priv->pch_plls[i].pll_reg = _PCH_DPLL(i); | |
6103 | dev_priv->pch_plls[i].fp0_reg = _PCH_FP0(i); | |
6104 | dev_priv->pch_plls[i].fp1_reg = _PCH_FP1(i); | |
6105 | } | |
6106 | } | |
6107 | ||
b358d0a6 | 6108 | static void intel_crtc_init(struct drm_device *dev, int pipe) |
79e53945 | 6109 | { |
22fd0fab | 6110 | drm_i915_private_t *dev_priv = dev->dev_private; |
79e53945 JB |
6111 | struct intel_crtc *intel_crtc; |
6112 | int i; | |
6113 | ||
6114 | intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL); | |
6115 | if (intel_crtc == NULL) | |
6116 | return; | |
6117 | ||
6118 | drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs); | |
6119 | ||
6120 | drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256); | |
79e53945 JB |
6121 | for (i = 0; i < 256; i++) { |
6122 | intel_crtc->lut_r[i] = i; | |
6123 | intel_crtc->lut_g[i] = i; | |
6124 | intel_crtc->lut_b[i] = i; | |
6125 | } | |
6126 | ||
80824003 JB |
6127 | /* Swap pipes & planes for FBC on pre-965 */ |
6128 | intel_crtc->pipe = pipe; | |
6129 | intel_crtc->plane = pipe; | |
e2e767ab | 6130 | if (IS_MOBILE(dev) && IS_GEN3(dev)) { |
28c97730 | 6131 | DRM_DEBUG_KMS("swapping pipes & planes for FBC\n"); |
e2e767ab | 6132 | intel_crtc->plane = !pipe; |
80824003 JB |
6133 | } |
6134 | ||
22fd0fab JB |
6135 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
6136 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
6137 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base; | |
6138 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base; | |
6139 | ||
5d1d0cc8 | 6140 | intel_crtc_reset(&intel_crtc->base); |
04dbff52 | 6141 | intel_crtc->active = true; /* force the pipe off on setup_init_config */ |
5a354204 | 6142 | intel_crtc->bpp = 24; /* default for pre-Ironlake */ |
7e7d76c3 JB |
6143 | |
6144 | if (HAS_PCH_SPLIT(dev)) { | |
6145 | intel_helper_funcs.prepare = ironlake_crtc_prepare; | |
6146 | intel_helper_funcs.commit = ironlake_crtc_commit; | |
6147 | } else { | |
6148 | intel_helper_funcs.prepare = i9xx_crtc_prepare; | |
6149 | intel_helper_funcs.commit = i9xx_crtc_commit; | |
6150 | } | |
6151 | ||
79e53945 JB |
6152 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); |
6153 | ||
652c393a JB |
6154 | intel_crtc->busy = false; |
6155 | ||
6156 | setup_timer(&intel_crtc->idle_timer, intel_crtc_idle_timer, | |
6157 | (unsigned long)intel_crtc); | |
79e53945 JB |
6158 | } |
6159 | ||
08d7b3d1 | 6160 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
05394f39 | 6161 | struct drm_file *file) |
08d7b3d1 | 6162 | { |
08d7b3d1 | 6163 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; |
c05422d5 DV |
6164 | struct drm_mode_object *drmmode_obj; |
6165 | struct intel_crtc *crtc; | |
08d7b3d1 | 6166 | |
1cff8f6b DV |
6167 | if (!drm_core_check_feature(dev, DRIVER_MODESET)) |
6168 | return -ENODEV; | |
08d7b3d1 | 6169 | |
c05422d5 DV |
6170 | drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id, |
6171 | DRM_MODE_OBJECT_CRTC); | |
08d7b3d1 | 6172 | |
c05422d5 | 6173 | if (!drmmode_obj) { |
08d7b3d1 CW |
6174 | DRM_ERROR("no such CRTC id\n"); |
6175 | return -EINVAL; | |
6176 | } | |
6177 | ||
c05422d5 DV |
6178 | crtc = to_intel_crtc(obj_to_crtc(drmmode_obj)); |
6179 | pipe_from_crtc_id->pipe = crtc->pipe; | |
08d7b3d1 | 6180 | |
c05422d5 | 6181 | return 0; |
08d7b3d1 CW |
6182 | } |
6183 | ||
c5e4df33 | 6184 | static int intel_encoder_clones(struct drm_device *dev, int type_mask) |
79e53945 | 6185 | { |
4ef69c7a | 6186 | struct intel_encoder *encoder; |
79e53945 | 6187 | int index_mask = 0; |
79e53945 JB |
6188 | int entry = 0; |
6189 | ||
4ef69c7a CW |
6190 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) { |
6191 | if (type_mask & encoder->clone_mask) | |
79e53945 JB |
6192 | index_mask |= (1 << entry); |
6193 | entry++; | |
6194 | } | |
4ef69c7a | 6195 | |
79e53945 JB |
6196 | return index_mask; |
6197 | } | |
6198 | ||
4d302442 CW |
6199 | static bool has_edp_a(struct drm_device *dev) |
6200 | { | |
6201 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6202 | ||
6203 | if (!IS_MOBILE(dev)) | |
6204 | return false; | |
6205 | ||
6206 | if ((I915_READ(DP_A) & DP_DETECTED) == 0) | |
6207 | return false; | |
6208 | ||
6209 | if (IS_GEN5(dev) && | |
6210 | (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE)) | |
6211 | return false; | |
6212 | ||
6213 | return true; | |
6214 | } | |
6215 | ||
79e53945 JB |
6216 | static void intel_setup_outputs(struct drm_device *dev) |
6217 | { | |
725e30ad | 6218 | struct drm_i915_private *dev_priv = dev->dev_private; |
4ef69c7a | 6219 | struct intel_encoder *encoder; |
cb0953d7 | 6220 | bool dpd_is_edp = false; |
f3cfcba6 | 6221 | bool has_lvds; |
79e53945 | 6222 | |
f3cfcba6 | 6223 | has_lvds = intel_lvds_init(dev); |
c5d1b51d CW |
6224 | if (!has_lvds && !HAS_PCH_SPLIT(dev)) { |
6225 | /* disable the panel fitter on everything but LVDS */ | |
6226 | I915_WRITE(PFIT_CONTROL, 0); | |
6227 | } | |
79e53945 | 6228 | |
bad720ff | 6229 | if (HAS_PCH_SPLIT(dev)) { |
cb0953d7 | 6230 | dpd_is_edp = intel_dpd_is_edp(dev); |
30ad48b7 | 6231 | |
4d302442 | 6232 | if (has_edp_a(dev)) |
32f9d658 ZW |
6233 | intel_dp_init(dev, DP_A); |
6234 | ||
cb0953d7 AJ |
6235 | if (dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED)) |
6236 | intel_dp_init(dev, PCH_DP_D); | |
6237 | } | |
6238 | ||
6239 | intel_crt_init(dev); | |
6240 | ||
6241 | if (HAS_PCH_SPLIT(dev)) { | |
6242 | int found; | |
6243 | ||
30ad48b7 | 6244 | if (I915_READ(HDMIB) & PORT_DETECTED) { |
461ed3ca | 6245 | /* PCH SDVOB multiplex with HDMIB */ |
eef4eacb | 6246 | found = intel_sdvo_init(dev, PCH_SDVOB, true); |
30ad48b7 ZW |
6247 | if (!found) |
6248 | intel_hdmi_init(dev, HDMIB); | |
5eb08b69 ZW |
6249 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
6250 | intel_dp_init(dev, PCH_DP_B); | |
30ad48b7 ZW |
6251 | } |
6252 | ||
6253 | if (I915_READ(HDMIC) & PORT_DETECTED) | |
6254 | intel_hdmi_init(dev, HDMIC); | |
6255 | ||
6256 | if (I915_READ(HDMID) & PORT_DETECTED) | |
6257 | intel_hdmi_init(dev, HDMID); | |
6258 | ||
5eb08b69 ZW |
6259 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
6260 | intel_dp_init(dev, PCH_DP_C); | |
6261 | ||
cb0953d7 | 6262 | if (!dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED)) |
5eb08b69 ZW |
6263 | intel_dp_init(dev, PCH_DP_D); |
6264 | ||
103a196f | 6265 | } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) { |
27185ae1 | 6266 | bool found = false; |
7d57382e | 6267 | |
725e30ad | 6268 | if (I915_READ(SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 6269 | DRM_DEBUG_KMS("probing SDVOB\n"); |
eef4eacb | 6270 | found = intel_sdvo_init(dev, SDVOB, true); |
b01f2c3a JB |
6271 | if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) { |
6272 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); | |
725e30ad | 6273 | intel_hdmi_init(dev, SDVOB); |
b01f2c3a | 6274 | } |
27185ae1 | 6275 | |
b01f2c3a JB |
6276 | if (!found && SUPPORTS_INTEGRATED_DP(dev)) { |
6277 | DRM_DEBUG_KMS("probing DP_B\n"); | |
a4fc5ed6 | 6278 | intel_dp_init(dev, DP_B); |
b01f2c3a | 6279 | } |
725e30ad | 6280 | } |
13520b05 KH |
6281 | |
6282 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 6283 | |
b01f2c3a JB |
6284 | if (I915_READ(SDVOB) & SDVO_DETECTED) { |
6285 | DRM_DEBUG_KMS("probing SDVOC\n"); | |
eef4eacb | 6286 | found = intel_sdvo_init(dev, SDVOC, false); |
b01f2c3a | 6287 | } |
27185ae1 ML |
6288 | |
6289 | if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) { | |
6290 | ||
b01f2c3a JB |
6291 | if (SUPPORTS_INTEGRATED_HDMI(dev)) { |
6292 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); | |
725e30ad | 6293 | intel_hdmi_init(dev, SDVOC); |
b01f2c3a JB |
6294 | } |
6295 | if (SUPPORTS_INTEGRATED_DP(dev)) { | |
6296 | DRM_DEBUG_KMS("probing DP_C\n"); | |
a4fc5ed6 | 6297 | intel_dp_init(dev, DP_C); |
b01f2c3a | 6298 | } |
725e30ad | 6299 | } |
27185ae1 | 6300 | |
b01f2c3a JB |
6301 | if (SUPPORTS_INTEGRATED_DP(dev) && |
6302 | (I915_READ(DP_D) & DP_DETECTED)) { | |
6303 | DRM_DEBUG_KMS("probing DP_D\n"); | |
a4fc5ed6 | 6304 | intel_dp_init(dev, DP_D); |
b01f2c3a | 6305 | } |
bad720ff | 6306 | } else if (IS_GEN2(dev)) |
79e53945 JB |
6307 | intel_dvo_init(dev); |
6308 | ||
103a196f | 6309 | if (SUPPORTS_TV(dev)) |
79e53945 JB |
6310 | intel_tv_init(dev); |
6311 | ||
4ef69c7a CW |
6312 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) { |
6313 | encoder->base.possible_crtcs = encoder->crtc_mask; | |
6314 | encoder->base.possible_clones = | |
6315 | intel_encoder_clones(dev, encoder->clone_mask); | |
79e53945 | 6316 | } |
47356eb6 | 6317 | |
2c7111db CW |
6318 | /* disable all the possible outputs/crtcs before entering KMS mode */ |
6319 | drm_helper_disable_unused_functions(dev); | |
9fb526db KP |
6320 | |
6321 | if (HAS_PCH_SPLIT(dev)) | |
6322 | ironlake_init_pch_refclk(dev); | |
79e53945 JB |
6323 | } |
6324 | ||
6325 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
6326 | { | |
6327 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
79e53945 JB |
6328 | |
6329 | drm_framebuffer_cleanup(fb); | |
05394f39 | 6330 | drm_gem_object_unreference_unlocked(&intel_fb->obj->base); |
79e53945 JB |
6331 | |
6332 | kfree(intel_fb); | |
6333 | } | |
6334 | ||
6335 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
05394f39 | 6336 | struct drm_file *file, |
79e53945 JB |
6337 | unsigned int *handle) |
6338 | { | |
6339 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
05394f39 | 6340 | struct drm_i915_gem_object *obj = intel_fb->obj; |
79e53945 | 6341 | |
05394f39 | 6342 | return drm_gem_handle_create(file, &obj->base, handle); |
79e53945 JB |
6343 | } |
6344 | ||
6345 | static const struct drm_framebuffer_funcs intel_fb_funcs = { | |
6346 | .destroy = intel_user_framebuffer_destroy, | |
6347 | .create_handle = intel_user_framebuffer_create_handle, | |
6348 | }; | |
6349 | ||
38651674 DA |
6350 | int intel_framebuffer_init(struct drm_device *dev, |
6351 | struct intel_framebuffer *intel_fb, | |
308e5bcb | 6352 | struct drm_mode_fb_cmd2 *mode_cmd, |
05394f39 | 6353 | struct drm_i915_gem_object *obj) |
79e53945 | 6354 | { |
79e53945 JB |
6355 | int ret; |
6356 | ||
05394f39 | 6357 | if (obj->tiling_mode == I915_TILING_Y) |
57cd6508 CW |
6358 | return -EINVAL; |
6359 | ||
308e5bcb | 6360 | if (mode_cmd->pitches[0] & 63) |
57cd6508 CW |
6361 | return -EINVAL; |
6362 | ||
308e5bcb | 6363 | switch (mode_cmd->pixel_format) { |
04b3924d VS |
6364 | case DRM_FORMAT_RGB332: |
6365 | case DRM_FORMAT_RGB565: | |
6366 | case DRM_FORMAT_XRGB8888: | |
b250da79 | 6367 | case DRM_FORMAT_XBGR8888: |
04b3924d VS |
6368 | case DRM_FORMAT_ARGB8888: |
6369 | case DRM_FORMAT_XRGB2101010: | |
6370 | case DRM_FORMAT_ARGB2101010: | |
308e5bcb | 6371 | /* RGB formats are common across chipsets */ |
b5626747 | 6372 | break; |
04b3924d VS |
6373 | case DRM_FORMAT_YUYV: |
6374 | case DRM_FORMAT_UYVY: | |
6375 | case DRM_FORMAT_YVYU: | |
6376 | case DRM_FORMAT_VYUY: | |
57cd6508 CW |
6377 | break; |
6378 | default: | |
aca25848 ED |
6379 | DRM_DEBUG_KMS("unsupported pixel format %u\n", |
6380 | mode_cmd->pixel_format); | |
57cd6508 CW |
6381 | return -EINVAL; |
6382 | } | |
6383 | ||
79e53945 JB |
6384 | ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs); |
6385 | if (ret) { | |
6386 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
6387 | return ret; | |
6388 | } | |
6389 | ||
6390 | drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd); | |
79e53945 | 6391 | intel_fb->obj = obj; |
79e53945 JB |
6392 | return 0; |
6393 | } | |
6394 | ||
79e53945 JB |
6395 | static struct drm_framebuffer * |
6396 | intel_user_framebuffer_create(struct drm_device *dev, | |
6397 | struct drm_file *filp, | |
308e5bcb | 6398 | struct drm_mode_fb_cmd2 *mode_cmd) |
79e53945 | 6399 | { |
05394f39 | 6400 | struct drm_i915_gem_object *obj; |
79e53945 | 6401 | |
308e5bcb JB |
6402 | obj = to_intel_bo(drm_gem_object_lookup(dev, filp, |
6403 | mode_cmd->handles[0])); | |
c8725226 | 6404 | if (&obj->base == NULL) |
cce13ff7 | 6405 | return ERR_PTR(-ENOENT); |
79e53945 | 6406 | |
d2dff872 | 6407 | return intel_framebuffer_create(dev, mode_cmd, obj); |
79e53945 JB |
6408 | } |
6409 | ||
79e53945 | 6410 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 6411 | .fb_create = intel_user_framebuffer_create, |
eb1f8e4f | 6412 | .output_poll_changed = intel_fb_output_poll_changed, |
79e53945 JB |
6413 | }; |
6414 | ||
e70236a8 JB |
6415 | /* Set up chip specific display functions */ |
6416 | static void intel_init_display(struct drm_device *dev) | |
6417 | { | |
6418 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6419 | ||
6420 | /* We always want a DPMS function */ | |
f564048e | 6421 | if (HAS_PCH_SPLIT(dev)) { |
f2b115e6 | 6422 | dev_priv->display.dpms = ironlake_crtc_dpms; |
f564048e | 6423 | dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set; |
ee7b9f93 | 6424 | dev_priv->display.off = ironlake_crtc_off; |
17638cd6 | 6425 | dev_priv->display.update_plane = ironlake_update_plane; |
f564048e | 6426 | } else { |
e70236a8 | 6427 | dev_priv->display.dpms = i9xx_crtc_dpms; |
f564048e | 6428 | dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set; |
ee7b9f93 | 6429 | dev_priv->display.off = i9xx_crtc_off; |
17638cd6 | 6430 | dev_priv->display.update_plane = i9xx_update_plane; |
f564048e | 6431 | } |
e70236a8 | 6432 | |
e70236a8 | 6433 | /* Returns the core display clock speed */ |
25eb05fc JB |
6434 | if (IS_VALLEYVIEW(dev)) |
6435 | dev_priv->display.get_display_clock_speed = | |
6436 | valleyview_get_display_clock_speed; | |
6437 | else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev))) | |
e70236a8 JB |
6438 | dev_priv->display.get_display_clock_speed = |
6439 | i945_get_display_clock_speed; | |
6440 | else if (IS_I915G(dev)) | |
6441 | dev_priv->display.get_display_clock_speed = | |
6442 | i915_get_display_clock_speed; | |
f2b115e6 | 6443 | else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev)) |
e70236a8 JB |
6444 | dev_priv->display.get_display_clock_speed = |
6445 | i9xx_misc_get_display_clock_speed; | |
6446 | else if (IS_I915GM(dev)) | |
6447 | dev_priv->display.get_display_clock_speed = | |
6448 | i915gm_get_display_clock_speed; | |
6449 | else if (IS_I865G(dev)) | |
6450 | dev_priv->display.get_display_clock_speed = | |
6451 | i865_get_display_clock_speed; | |
f0f8a9ce | 6452 | else if (IS_I85X(dev)) |
e70236a8 JB |
6453 | dev_priv->display.get_display_clock_speed = |
6454 | i855_get_display_clock_speed; | |
6455 | else /* 852, 830 */ | |
6456 | dev_priv->display.get_display_clock_speed = | |
6457 | i830_get_display_clock_speed; | |
6458 | ||
7f8a8569 | 6459 | if (HAS_PCH_SPLIT(dev)) { |
f00a3ddf | 6460 | if (IS_GEN5(dev)) { |
674cf967 | 6461 | dev_priv->display.fdi_link_train = ironlake_fdi_link_train; |
e0dac65e | 6462 | dev_priv->display.write_eld = ironlake_write_eld; |
1398261a | 6463 | } else if (IS_GEN6(dev)) { |
674cf967 | 6464 | dev_priv->display.fdi_link_train = gen6_fdi_link_train; |
e0dac65e | 6465 | dev_priv->display.write_eld = ironlake_write_eld; |
357555c0 JB |
6466 | } else if (IS_IVYBRIDGE(dev)) { |
6467 | /* FIXME: detect B0+ stepping and use auto training */ | |
6468 | dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train; | |
e0dac65e | 6469 | dev_priv->display.write_eld = ironlake_write_eld; |
7f8a8569 ZW |
6470 | } else |
6471 | dev_priv->display.update_wm = NULL; | |
ceb04246 | 6472 | } else if (IS_VALLEYVIEW(dev)) { |
575155a9 JB |
6473 | dev_priv->display.force_wake_get = vlv_force_wake_get; |
6474 | dev_priv->display.force_wake_put = vlv_force_wake_put; | |
6067aaea | 6475 | } else if (IS_G4X(dev)) { |
e0dac65e | 6476 | dev_priv->display.write_eld = g4x_write_eld; |
e70236a8 | 6477 | } |
8c9f3aaf JB |
6478 | |
6479 | /* Default just returns -ENODEV to indicate unsupported */ | |
6480 | dev_priv->display.queue_flip = intel_default_queue_flip; | |
6481 | ||
6482 | switch (INTEL_INFO(dev)->gen) { | |
6483 | case 2: | |
6484 | dev_priv->display.queue_flip = intel_gen2_queue_flip; | |
6485 | break; | |
6486 | ||
6487 | case 3: | |
6488 | dev_priv->display.queue_flip = intel_gen3_queue_flip; | |
6489 | break; | |
6490 | ||
6491 | case 4: | |
6492 | case 5: | |
6493 | dev_priv->display.queue_flip = intel_gen4_queue_flip; | |
6494 | break; | |
6495 | ||
6496 | case 6: | |
6497 | dev_priv->display.queue_flip = intel_gen6_queue_flip; | |
6498 | break; | |
7c9017e5 JB |
6499 | case 7: |
6500 | dev_priv->display.queue_flip = intel_gen7_queue_flip; | |
6501 | break; | |
8c9f3aaf | 6502 | } |
e70236a8 JB |
6503 | } |
6504 | ||
b690e96c JB |
6505 | /* |
6506 | * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend, | |
6507 | * resume, or other times. This quirk makes sure that's the case for | |
6508 | * affected systems. | |
6509 | */ | |
0206e353 | 6510 | static void quirk_pipea_force(struct drm_device *dev) |
b690e96c JB |
6511 | { |
6512 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6513 | ||
6514 | dev_priv->quirks |= QUIRK_PIPEA_FORCE; | |
bc0daf48 | 6515 | DRM_INFO("applying pipe a force quirk\n"); |
b690e96c JB |
6516 | } |
6517 | ||
435793df KP |
6518 | /* |
6519 | * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason | |
6520 | */ | |
6521 | static void quirk_ssc_force_disable(struct drm_device *dev) | |
6522 | { | |
6523 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6524 | dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE; | |
bc0daf48 | 6525 | DRM_INFO("applying lvds SSC disable quirk\n"); |
435793df KP |
6526 | } |
6527 | ||
4dca20ef | 6528 | /* |
5a15ab5b CE |
6529 | * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight |
6530 | * brightness value | |
4dca20ef CE |
6531 | */ |
6532 | static void quirk_invert_brightness(struct drm_device *dev) | |
6533 | { | |
6534 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6535 | dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS; | |
bc0daf48 | 6536 | DRM_INFO("applying inverted panel brightness quirk\n"); |
435793df KP |
6537 | } |
6538 | ||
b690e96c JB |
6539 | struct intel_quirk { |
6540 | int device; | |
6541 | int subsystem_vendor; | |
6542 | int subsystem_device; | |
6543 | void (*hook)(struct drm_device *dev); | |
6544 | }; | |
6545 | ||
c43b5634 | 6546 | static struct intel_quirk intel_quirks[] = { |
b690e96c | 6547 | /* HP Mini needs pipe A force quirk (LP: #322104) */ |
0206e353 | 6548 | { 0x27ae, 0x103c, 0x361a, quirk_pipea_force }, |
b690e96c JB |
6549 | |
6550 | /* Thinkpad R31 needs pipe A force quirk */ | |
6551 | { 0x3577, 0x1014, 0x0505, quirk_pipea_force }, | |
6552 | /* Toshiba Protege R-205, S-209 needs pipe A force quirk */ | |
6553 | { 0x2592, 0x1179, 0x0001, quirk_pipea_force }, | |
6554 | ||
6555 | /* ThinkPad X30 needs pipe A force quirk (LP: #304614) */ | |
6556 | { 0x3577, 0x1014, 0x0513, quirk_pipea_force }, | |
6557 | /* ThinkPad X40 needs pipe A force quirk */ | |
6558 | ||
6559 | /* ThinkPad T60 needs pipe A force quirk (bug #16494) */ | |
6560 | { 0x2782, 0x17aa, 0x201a, quirk_pipea_force }, | |
6561 | ||
6562 | /* 855 & before need to leave pipe A & dpll A up */ | |
6563 | { 0x3582, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force }, | |
6564 | { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force }, | |
435793df KP |
6565 | |
6566 | /* Lenovo U160 cannot use SSC on LVDS */ | |
6567 | { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable }, | |
070d329a MAS |
6568 | |
6569 | /* Sony Vaio Y cannot use SSC on LVDS */ | |
6570 | { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable }, | |
5a15ab5b CE |
6571 | |
6572 | /* Acer Aspire 5734Z must invert backlight brightness */ | |
6573 | { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness }, | |
b690e96c JB |
6574 | }; |
6575 | ||
6576 | static void intel_init_quirks(struct drm_device *dev) | |
6577 | { | |
6578 | struct pci_dev *d = dev->pdev; | |
6579 | int i; | |
6580 | ||
6581 | for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) { | |
6582 | struct intel_quirk *q = &intel_quirks[i]; | |
6583 | ||
6584 | if (d->device == q->device && | |
6585 | (d->subsystem_vendor == q->subsystem_vendor || | |
6586 | q->subsystem_vendor == PCI_ANY_ID) && | |
6587 | (d->subsystem_device == q->subsystem_device || | |
6588 | q->subsystem_device == PCI_ANY_ID)) | |
6589 | q->hook(dev); | |
6590 | } | |
6591 | } | |
6592 | ||
9cce37f4 JB |
6593 | /* Disable the VGA plane that we never use */ |
6594 | static void i915_disable_vga(struct drm_device *dev) | |
6595 | { | |
6596 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6597 | u8 sr1; | |
6598 | u32 vga_reg; | |
6599 | ||
6600 | if (HAS_PCH_SPLIT(dev)) | |
6601 | vga_reg = CPU_VGACNTRL; | |
6602 | else | |
6603 | vga_reg = VGACNTRL; | |
6604 | ||
6605 | vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO); | |
3fdcf431 | 6606 | outb(SR01, VGA_SR_INDEX); |
9cce37f4 JB |
6607 | sr1 = inb(VGA_SR_DATA); |
6608 | outb(sr1 | 1<<5, VGA_SR_DATA); | |
6609 | vga_put(dev->pdev, VGA_RSRC_LEGACY_IO); | |
6610 | udelay(300); | |
6611 | ||
6612 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); | |
6613 | POSTING_READ(vga_reg); | |
6614 | } | |
6615 | ||
f82cfb6b JB |
6616 | static void ivb_pch_pwm_override(struct drm_device *dev) |
6617 | { | |
6618 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6619 | ||
6620 | /* | |
6621 | * IVB has CPU eDP backlight regs too, set things up to let the | |
6622 | * PCH regs control the backlight | |
6623 | */ | |
6624 | I915_WRITE(BLC_PWM_CPU_CTL2, PWM_ENABLE); | |
6625 | I915_WRITE(BLC_PWM_CPU_CTL, 0); | |
6626 | I915_WRITE(BLC_PWM_PCH_CTL1, PWM_ENABLE | (1<<30)); | |
6627 | } | |
6628 | ||
f817586c DV |
6629 | void intel_modeset_init_hw(struct drm_device *dev) |
6630 | { | |
6631 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6632 | ||
6633 | intel_init_clock_gating(dev); | |
6634 | ||
6635 | if (IS_IRONLAKE_M(dev)) { | |
6636 | ironlake_enable_drps(dev); | |
6637 | intel_init_emon(dev); | |
6638 | } | |
6639 | ||
b6834bd6 | 6640 | if ((IS_GEN6(dev) || IS_GEN7(dev)) && !IS_VALLEYVIEW(dev)) { |
f817586c DV |
6641 | gen6_enable_rps(dev_priv); |
6642 | gen6_update_ring_freq(dev_priv); | |
6643 | } | |
f82cfb6b JB |
6644 | |
6645 | if (IS_IVYBRIDGE(dev)) | |
6646 | ivb_pch_pwm_override(dev); | |
f817586c DV |
6647 | } |
6648 | ||
79e53945 JB |
6649 | void intel_modeset_init(struct drm_device *dev) |
6650 | { | |
652c393a | 6651 | struct drm_i915_private *dev_priv = dev->dev_private; |
b840d907 | 6652 | int i, ret; |
79e53945 JB |
6653 | |
6654 | drm_mode_config_init(dev); | |
6655 | ||
6656 | dev->mode_config.min_width = 0; | |
6657 | dev->mode_config.min_height = 0; | |
6658 | ||
019d96cb DA |
6659 | dev->mode_config.preferred_depth = 24; |
6660 | dev->mode_config.prefer_shadow = 1; | |
6661 | ||
79e53945 JB |
6662 | dev->mode_config.funcs = (void *)&intel_mode_funcs; |
6663 | ||
b690e96c JB |
6664 | intel_init_quirks(dev); |
6665 | ||
1fa61106 ED |
6666 | intel_init_pm(dev); |
6667 | ||
e70236a8 JB |
6668 | intel_init_display(dev); |
6669 | ||
a6c45cf0 CW |
6670 | if (IS_GEN2(dev)) { |
6671 | dev->mode_config.max_width = 2048; | |
6672 | dev->mode_config.max_height = 2048; | |
6673 | } else if (IS_GEN3(dev)) { | |
5e4d6fa7 KP |
6674 | dev->mode_config.max_width = 4096; |
6675 | dev->mode_config.max_height = 4096; | |
79e53945 | 6676 | } else { |
a6c45cf0 CW |
6677 | dev->mode_config.max_width = 8192; |
6678 | dev->mode_config.max_height = 8192; | |
79e53945 | 6679 | } |
35c3047a | 6680 | dev->mode_config.fb_base = dev->agp->base; |
79e53945 | 6681 | |
28c97730 | 6682 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
a3524f1b | 6683 | dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : ""); |
79e53945 | 6684 | |
a3524f1b | 6685 | for (i = 0; i < dev_priv->num_pipe; i++) { |
79e53945 | 6686 | intel_crtc_init(dev, i); |
00c2064b JB |
6687 | ret = intel_plane_init(dev, i); |
6688 | if (ret) | |
6689 | DRM_DEBUG_KMS("plane %d init failed: %d\n", i, ret); | |
79e53945 JB |
6690 | } |
6691 | ||
ee7b9f93 JB |
6692 | intel_pch_pll_init(dev); |
6693 | ||
9cce37f4 JB |
6694 | /* Just disable it once at startup */ |
6695 | i915_disable_vga(dev); | |
79e53945 | 6696 | intel_setup_outputs(dev); |
652c393a | 6697 | |
f817586c | 6698 | intel_modeset_init_hw(dev); |
3b8d8d91 | 6699 | |
652c393a JB |
6700 | INIT_WORK(&dev_priv->idle_work, intel_idle_update); |
6701 | setup_timer(&dev_priv->idle_timer, intel_gpu_idle_timer, | |
6702 | (unsigned long)dev); | |
2c7111db CW |
6703 | } |
6704 | ||
6705 | void intel_modeset_gem_init(struct drm_device *dev) | |
6706 | { | |
6707 | if (IS_IRONLAKE_M(dev)) | |
6708 | ironlake_enable_rc6(dev); | |
02e792fb DV |
6709 | |
6710 | intel_setup_overlay(dev); | |
79e53945 JB |
6711 | } |
6712 | ||
6713 | void intel_modeset_cleanup(struct drm_device *dev) | |
6714 | { | |
652c393a JB |
6715 | struct drm_i915_private *dev_priv = dev->dev_private; |
6716 | struct drm_crtc *crtc; | |
6717 | struct intel_crtc *intel_crtc; | |
6718 | ||
f87ea761 | 6719 | drm_kms_helper_poll_fini(dev); |
652c393a JB |
6720 | mutex_lock(&dev->struct_mutex); |
6721 | ||
723bfd70 JB |
6722 | intel_unregister_dsm_handler(); |
6723 | ||
6724 | ||
652c393a JB |
6725 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
6726 | /* Skip inactive CRTCs */ | |
6727 | if (!crtc->fb) | |
6728 | continue; | |
6729 | ||
6730 | intel_crtc = to_intel_crtc(crtc); | |
3dec0095 | 6731 | intel_increase_pllclock(crtc); |
652c393a JB |
6732 | } |
6733 | ||
973d04f9 | 6734 | intel_disable_fbc(dev); |
e70236a8 | 6735 | |
f97108d1 JB |
6736 | if (IS_IRONLAKE_M(dev)) |
6737 | ironlake_disable_drps(dev); | |
b6834bd6 | 6738 | if ((IS_GEN6(dev) || IS_GEN7(dev)) && !IS_VALLEYVIEW(dev)) |
3b8d8d91 | 6739 | gen6_disable_rps(dev); |
f97108d1 | 6740 | |
d5bb081b JB |
6741 | if (IS_IRONLAKE_M(dev)) |
6742 | ironlake_disable_rc6(dev); | |
0cdab21f | 6743 | |
57f350b6 JB |
6744 | if (IS_VALLEYVIEW(dev)) |
6745 | vlv_init_dpio(dev); | |
6746 | ||
69341a5e KH |
6747 | mutex_unlock(&dev->struct_mutex); |
6748 | ||
6c0d9350 DV |
6749 | /* Disable the irq before mode object teardown, for the irq might |
6750 | * enqueue unpin/hotplug work. */ | |
6751 | drm_irq_uninstall(dev); | |
6752 | cancel_work_sync(&dev_priv->hotplug_work); | |
6fdd4d98 | 6753 | cancel_work_sync(&dev_priv->rps_work); |
6c0d9350 | 6754 | |
1630fe75 CW |
6755 | /* flush any delayed tasks or pending work */ |
6756 | flush_scheduled_work(); | |
6757 | ||
3dec0095 DV |
6758 | /* Shut off idle work before the crtcs get freed. */ |
6759 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
6760 | intel_crtc = to_intel_crtc(crtc); | |
6761 | del_timer_sync(&intel_crtc->idle_timer); | |
6762 | } | |
6763 | del_timer_sync(&dev_priv->idle_timer); | |
6764 | cancel_work_sync(&dev_priv->idle_work); | |
6765 | ||
79e53945 JB |
6766 | drm_mode_config_cleanup(dev); |
6767 | } | |
6768 | ||
f1c79df3 ZW |
6769 | /* |
6770 | * Return which encoder is currently attached for connector. | |
6771 | */ | |
df0e9248 | 6772 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector) |
79e53945 | 6773 | { |
df0e9248 CW |
6774 | return &intel_attached_encoder(connector)->base; |
6775 | } | |
f1c79df3 | 6776 | |
df0e9248 CW |
6777 | void intel_connector_attach_encoder(struct intel_connector *connector, |
6778 | struct intel_encoder *encoder) | |
6779 | { | |
6780 | connector->encoder = encoder; | |
6781 | drm_mode_connector_attach_encoder(&connector->base, | |
6782 | &encoder->base); | |
79e53945 | 6783 | } |
28d52043 DA |
6784 | |
6785 | /* | |
6786 | * set vga decode state - true == enable VGA decode | |
6787 | */ | |
6788 | int intel_modeset_vga_set_state(struct drm_device *dev, bool state) | |
6789 | { | |
6790 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6791 | u16 gmch_ctrl; | |
6792 | ||
6793 | pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl); | |
6794 | if (state) | |
6795 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
6796 | else | |
6797 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
6798 | pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl); | |
6799 | return 0; | |
6800 | } | |
c4a1d9e4 CW |
6801 | |
6802 | #ifdef CONFIG_DEBUG_FS | |
6803 | #include <linux/seq_file.h> | |
6804 | ||
6805 | struct intel_display_error_state { | |
6806 | struct intel_cursor_error_state { | |
6807 | u32 control; | |
6808 | u32 position; | |
6809 | u32 base; | |
6810 | u32 size; | |
6811 | } cursor[2]; | |
6812 | ||
6813 | struct intel_pipe_error_state { | |
6814 | u32 conf; | |
6815 | u32 source; | |
6816 | ||
6817 | u32 htotal; | |
6818 | u32 hblank; | |
6819 | u32 hsync; | |
6820 | u32 vtotal; | |
6821 | u32 vblank; | |
6822 | u32 vsync; | |
6823 | } pipe[2]; | |
6824 | ||
6825 | struct intel_plane_error_state { | |
6826 | u32 control; | |
6827 | u32 stride; | |
6828 | u32 size; | |
6829 | u32 pos; | |
6830 | u32 addr; | |
6831 | u32 surface; | |
6832 | u32 tile_offset; | |
6833 | } plane[2]; | |
6834 | }; | |
6835 | ||
6836 | struct intel_display_error_state * | |
6837 | intel_display_capture_error_state(struct drm_device *dev) | |
6838 | { | |
0206e353 | 6839 | drm_i915_private_t *dev_priv = dev->dev_private; |
c4a1d9e4 CW |
6840 | struct intel_display_error_state *error; |
6841 | int i; | |
6842 | ||
6843 | error = kmalloc(sizeof(*error), GFP_ATOMIC); | |
6844 | if (error == NULL) | |
6845 | return NULL; | |
6846 | ||
6847 | for (i = 0; i < 2; i++) { | |
6848 | error->cursor[i].control = I915_READ(CURCNTR(i)); | |
6849 | error->cursor[i].position = I915_READ(CURPOS(i)); | |
6850 | error->cursor[i].base = I915_READ(CURBASE(i)); | |
6851 | ||
6852 | error->plane[i].control = I915_READ(DSPCNTR(i)); | |
6853 | error->plane[i].stride = I915_READ(DSPSTRIDE(i)); | |
6854 | error->plane[i].size = I915_READ(DSPSIZE(i)); | |
0206e353 | 6855 | error->plane[i].pos = I915_READ(DSPPOS(i)); |
c4a1d9e4 CW |
6856 | error->plane[i].addr = I915_READ(DSPADDR(i)); |
6857 | if (INTEL_INFO(dev)->gen >= 4) { | |
6858 | error->plane[i].surface = I915_READ(DSPSURF(i)); | |
6859 | error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i)); | |
6860 | } | |
6861 | ||
6862 | error->pipe[i].conf = I915_READ(PIPECONF(i)); | |
6863 | error->pipe[i].source = I915_READ(PIPESRC(i)); | |
6864 | error->pipe[i].htotal = I915_READ(HTOTAL(i)); | |
6865 | error->pipe[i].hblank = I915_READ(HBLANK(i)); | |
6866 | error->pipe[i].hsync = I915_READ(HSYNC(i)); | |
6867 | error->pipe[i].vtotal = I915_READ(VTOTAL(i)); | |
6868 | error->pipe[i].vblank = I915_READ(VBLANK(i)); | |
6869 | error->pipe[i].vsync = I915_READ(VSYNC(i)); | |
6870 | } | |
6871 | ||
6872 | return error; | |
6873 | } | |
6874 | ||
6875 | void | |
6876 | intel_display_print_error_state(struct seq_file *m, | |
6877 | struct drm_device *dev, | |
6878 | struct intel_display_error_state *error) | |
6879 | { | |
6880 | int i; | |
6881 | ||
6882 | for (i = 0; i < 2; i++) { | |
6883 | seq_printf(m, "Pipe [%d]:\n", i); | |
6884 | seq_printf(m, " CONF: %08x\n", error->pipe[i].conf); | |
6885 | seq_printf(m, " SRC: %08x\n", error->pipe[i].source); | |
6886 | seq_printf(m, " HTOTAL: %08x\n", error->pipe[i].htotal); | |
6887 | seq_printf(m, " HBLANK: %08x\n", error->pipe[i].hblank); | |
6888 | seq_printf(m, " HSYNC: %08x\n", error->pipe[i].hsync); | |
6889 | seq_printf(m, " VTOTAL: %08x\n", error->pipe[i].vtotal); | |
6890 | seq_printf(m, " VBLANK: %08x\n", error->pipe[i].vblank); | |
6891 | seq_printf(m, " VSYNC: %08x\n", error->pipe[i].vsync); | |
6892 | ||
6893 | seq_printf(m, "Plane [%d]:\n", i); | |
6894 | seq_printf(m, " CNTR: %08x\n", error->plane[i].control); | |
6895 | seq_printf(m, " STRIDE: %08x\n", error->plane[i].stride); | |
6896 | seq_printf(m, " SIZE: %08x\n", error->plane[i].size); | |
6897 | seq_printf(m, " POS: %08x\n", error->plane[i].pos); | |
6898 | seq_printf(m, " ADDR: %08x\n", error->plane[i].addr); | |
6899 | if (INTEL_INFO(dev)->gen >= 4) { | |
6900 | seq_printf(m, " SURF: %08x\n", error->plane[i].surface); | |
6901 | seq_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset); | |
6902 | } | |
6903 | ||
6904 | seq_printf(m, "Cursor [%d]:\n", i); | |
6905 | seq_printf(m, " CNTR: %08x\n", error->cursor[i].control); | |
6906 | seq_printf(m, " POS: %08x\n", error->cursor[i].position); | |
6907 | seq_printf(m, " BASE: %08x\n", error->cursor[i].base); | |
6908 | } | |
6909 | } | |
6910 | #endif |