]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/i915/intel_display.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Actually invalidate the TLB for the SandyBridge HW contexts w/a
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / i915 / intel_display.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
618563e3 27#include <linux/dmi.h>
c1c7af60
JB		 28#include <linux/module.h>
29#include <linux/input.h>
79e53945 30#include <linux/i2c.h>
7662c8bd 31#include <linux/kernel.h>
5a0e3ad6 32#include <linux/slab.h>
9cce37f4 33#include <linux/vgaarb.h>
e0dac65e 34#include <drm/drm_edid.h>
79e53945
JB		 35#include "drmP.h"
36#include "intel_drv.h"
37#include "i915_drm.h"
38#include "i915_drv.h"
e5510fac 39#include "i915_trace.h"
ab2c0672 40#include "drm_dp_helper.h"
79e53945 41#include "drm_crtc_helper.h"
c0f372b3 42#include <linux/dma_remapping.h>
79e53945 43
32f9d658
ZW		 44#define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
45
0206e353 46bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
3dec0095 47static void intel_increase_pllclock(struct drm_crtc *crtc);
6b383a7f 48static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
79e53945
JB		 49
50typedef struct {
0206e353
AJ		 51 /* given values */
52 int n;
53 int m1, m2;
54 int p1, p2;
55 /* derived values */
56 int dot;
57 int vco;
58 int m;
59 int p;
79e53945
JB		 60} intel_clock_t;
61
62typedef struct {
0206e353 63 int min, max;
79e53945
JB		 64} intel_range_t;
65
66typedef struct {
0206e353
AJ		 67 int dot_limit;
68 int p2_slow, p2_fast;
79e53945
JB		 69} intel_p2_t;
70
71#define INTEL_P2_NUM 2
d4906093
ML		 72typedef struct intel_limit intel_limit_t;
73struct intel_limit {
0206e353
AJ		 74 intel_range_t dot, vco, n, m, m1, m2, p, p1;
75 intel_p2_t p2;
76 bool (* find_pll)(const intel_limit_t *, struct drm_crtc *,
cec2f356 77 int, int, intel_clock_t *, intel_clock_t *);
d4906093 78};
79e53945 79
2377b741
JB		 80/* FDI */
81#define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */
82
d4906093
ML		 83static bool
84intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 85 int target, int refclk, intel_clock_t *match_clock,
86 intel_clock_t *best_clock);
d4906093
ML		 87static bool
88intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 89 int target, int refclk, intel_clock_t *match_clock,
90 intel_clock_t *best_clock);
79e53945 91
a4fc5ed6
KP		 92static bool
93intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 94 int target, int refclk, intel_clock_t *match_clock,
95 intel_clock_t *best_clock);
5eb08b69 96static bool
f2b115e6 97intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 98 int target, int refclk, intel_clock_t *match_clock,
99 intel_clock_t *best_clock);
a4fc5ed6 100
a0c4da24
JB		 101static bool
102intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
103 int target, int refclk, intel_clock_t *match_clock,
104 intel_clock_t *best_clock);
105
021357ac
CW		 106static inline u32 /* units of 100MHz */
107intel_fdi_link_freq(struct drm_device *dev)
108{
8b99e68c
CW		 109 if (IS_GEN5(dev)) {
110 struct drm_i915_private *dev_priv = dev->dev_private;
111 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
112 } else
113 return 27;
021357ac
CW		 114}
115
e4b36699 116static const intel_limit_t intel_limits_i8xx_dvo = {
0206e353
AJ		 117 .dot = { .min = 25000, .max = 350000 },
118 .vco = { .min = 930000, .max = 1400000 },
119 .n = { .min = 3, .max = 16 },
120 .m = { .min = 96, .max = 140 },
121 .m1 = { .min = 18, .max = 26 },
122 .m2 = { .min = 6, .max = 16 },
123 .p = { .min = 4, .max = 128 },
124 .p1 = { .min = 2, .max = 33 },
273e27ca
EA		 125 .p2 = { .dot_limit = 165000,
126 .p2_slow = 4, .p2_fast = 2 },
d4906093 127 .find_pll = intel_find_best_PLL,
e4b36699
KP		 128};
129
130static const intel_limit_t intel_limits_i8xx_lvds = {
0206e353
AJ		 131 .dot = { .min = 25000, .max = 350000 },
132 .vco = { .min = 930000, .max = 1400000 },
133 .n = { .min = 3, .max = 16 },
134 .m = { .min = 96, .max = 140 },
135 .m1 = { .min = 18, .max = 26 },
136 .m2 = { .min = 6, .max = 16 },
137 .p = { .min = 4, .max = 128 },
138 .p1 = { .min = 1, .max = 6 },
273e27ca
EA		 139 .p2 = { .dot_limit = 165000,
140 .p2_slow = 14, .p2_fast = 7 },
d4906093 141 .find_pll = intel_find_best_PLL,
e4b36699 142};
273e27ca 143
e4b36699 144static const intel_limit_t intel_limits_i9xx_sdvo = {
0206e353
AJ		 145 .dot = { .min = 20000, .max = 400000 },
146 .vco = { .min = 1400000, .max = 2800000 },
147 .n = { .min = 1, .max = 6 },
148 .m = { .min = 70, .max = 120 },
149 .m1 = { .min = 10, .max = 22 },
150 .m2 = { .min = 5, .max = 9 },
151 .p = { .min = 5, .max = 80 },
152 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 153 .p2 = { .dot_limit = 200000,
154 .p2_slow = 10, .p2_fast = 5 },
d4906093 155 .find_pll = intel_find_best_PLL,
e4b36699
KP		 156};
157
158static const intel_limit_t intel_limits_i9xx_lvds = {
0206e353
AJ		 159 .dot = { .min = 20000, .max = 400000 },
160 .vco = { .min = 1400000, .max = 2800000 },
161 .n = { .min = 1, .max = 6 },
162 .m = { .min = 70, .max = 120 },
163 .m1 = { .min = 10, .max = 22 },
164 .m2 = { .min = 5, .max = 9 },
165 .p = { .min = 7, .max = 98 },
166 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 167 .p2 = { .dot_limit = 112000,
168 .p2_slow = 14, .p2_fast = 7 },
d4906093 169 .find_pll = intel_find_best_PLL,
e4b36699
KP		 170};
171
273e27ca 172
e4b36699 173static const intel_limit_t intel_limits_g4x_sdvo = {
273e27ca
EA		 174 .dot = { .min = 25000, .max = 270000 },
175 .vco = { .min = 1750000, .max = 3500000},
176 .n = { .min = 1, .max = 4 },
177 .m = { .min = 104, .max = 138 },
178 .m1 = { .min = 17, .max = 23 },
179 .m2 = { .min = 5, .max = 11 },
180 .p = { .min = 10, .max = 30 },
181 .p1 = { .min = 1, .max = 3},
182 .p2 = { .dot_limit = 270000,
183 .p2_slow = 10,
184 .p2_fast = 10
044c7c41 185 },
d4906093 186 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 187};
188
189static const intel_limit_t intel_limits_g4x_hdmi = {
273e27ca
EA		 190 .dot = { .min = 22000, .max = 400000 },
191 .vco = { .min = 1750000, .max = 3500000},
192 .n = { .min = 1, .max = 4 },
193 .m = { .min = 104, .max = 138 },
194 .m1 = { .min = 16, .max = 23 },
195 .m2 = { .min = 5, .max = 11 },
196 .p = { .min = 5, .max = 80 },
197 .p1 = { .min = 1, .max = 8},
198 .p2 = { .dot_limit = 165000,
199 .p2_slow = 10, .p2_fast = 5 },
d4906093 200 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 201};
202
203static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
273e27ca
EA		 204 .dot = { .min = 20000, .max = 115000 },
205 .vco = { .min = 1750000, .max = 3500000 },
206 .n = { .min = 1, .max = 3 },
207 .m = { .min = 104, .max = 138 },
208 .m1 = { .min = 17, .max = 23 },
209 .m2 = { .min = 5, .max = 11 },
210 .p = { .min = 28, .max = 112 },
211 .p1 = { .min = 2, .max = 8 },
212 .p2 = { .dot_limit = 0,
213 .p2_slow = 14, .p2_fast = 14
044c7c41 214 },
d4906093 215 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 216};
217
218static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
273e27ca
EA		 219 .dot = { .min = 80000, .max = 224000 },
220 .vco = { .min = 1750000, .max = 3500000 },
221 .n = { .min = 1, .max = 3 },
222 .m = { .min = 104, .max = 138 },
223 .m1 = { .min = 17, .max = 23 },
224 .m2 = { .min = 5, .max = 11 },
225 .p = { .min = 14, .max = 42 },
226 .p1 = { .min = 2, .max = 6 },
227 .p2 = { .dot_limit = 0,
228 .p2_slow = 7, .p2_fast = 7
044c7c41 229 },
d4906093 230 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 231};
232
233static const intel_limit_t intel_limits_g4x_display_port = {
0206e353
AJ		 234 .dot = { .min = 161670, .max = 227000 },
235 .vco = { .min = 1750000, .max = 3500000},
236 .n = { .min = 1, .max = 2 },
237 .m = { .min = 97, .max = 108 },
238 .m1 = { .min = 0x10, .max = 0x12 },
239 .m2 = { .min = 0x05, .max = 0x06 },
240 .p = { .min = 10, .max = 20 },
241 .p1 = { .min = 1, .max = 2},
242 .p2 = { .dot_limit = 0,
273e27ca 243 .p2_slow = 10, .p2_fast = 10 },
0206e353 244 .find_pll = intel_find_pll_g4x_dp,
e4b36699
KP		 245};
246
f2b115e6 247static const intel_limit_t intel_limits_pineview_sdvo = {
0206e353
AJ		 248 .dot = { .min = 20000, .max = 400000},
249 .vco = { .min = 1700000, .max = 3500000 },
273e27ca 250 /* Pineview's Ncounter is a ring counter */
0206e353
AJ		 251 .n = { .min = 3, .max = 6 },
252 .m = { .min = 2, .max = 256 },
273e27ca 253 /* Pineview only has one combined m divider, which we treat as m2. */
0206e353
AJ		 254 .m1 = { .min = 0, .max = 0 },
255 .m2 = { .min = 0, .max = 254 },
256 .p = { .min = 5, .max = 80 },
257 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 258 .p2 = { .dot_limit = 200000,
259 .p2_slow = 10, .p2_fast = 5 },
6115707b 260 .find_pll = intel_find_best_PLL,
e4b36699
KP		 261};
262
f2b115e6 263static const intel_limit_t intel_limits_pineview_lvds = {
0206e353
AJ		 264 .dot = { .min = 20000, .max = 400000 },
265 .vco = { .min = 1700000, .max = 3500000 },
266 .n = { .min = 3, .max = 6 },
267 .m = { .min = 2, .max = 256 },
268 .m1 = { .min = 0, .max = 0 },
269 .m2 = { .min = 0, .max = 254 },
270 .p = { .min = 7, .max = 112 },
271 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 272 .p2 = { .dot_limit = 112000,
273 .p2_slow = 14, .p2_fast = 14 },
6115707b 274 .find_pll = intel_find_best_PLL,
e4b36699
KP		 275};
276
273e27ca
EA		 277/* Ironlake / Sandybridge
278 *
279 * We calculate clock using (register_value + 2) for N/M1/M2, so here
280 * the range value for them is (actual_value - 2).
281 */
b91ad0ec 282static const intel_limit_t intel_limits_ironlake_dac = {
273e27ca
EA		 283 .dot = { .min = 25000, .max = 350000 },
284 .vco = { .min = 1760000, .max = 3510000 },
285 .n = { .min = 1, .max = 5 },
286 .m = { .min = 79, .max = 127 },
287 .m1 = { .min = 12, .max = 22 },
288 .m2 = { .min = 5, .max = 9 },
289 .p = { .min = 5, .max = 80 },
290 .p1 = { .min = 1, .max = 8 },
291 .p2 = { .dot_limit = 225000,
292 .p2_slow = 10, .p2_fast = 5 },
4547668a 293 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 294};
295
b91ad0ec 296static const intel_limit_t intel_limits_ironlake_single_lvds = {
273e27ca
EA		 297 .dot = { .min = 25000, .max = 350000 },
298 .vco = { .min = 1760000, .max = 3510000 },
299 .n = { .min = 1, .max = 3 },
300 .m = { .min = 79, .max = 118 },
301 .m1 = { .min = 12, .max = 22 },
302 .m2 = { .min = 5, .max = 9 },
303 .p = { .min = 28, .max = 112 },
304 .p1 = { .min = 2, .max = 8 },
305 .p2 = { .dot_limit = 225000,
306 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 307 .find_pll = intel_g4x_find_best_PLL,
308};
309
310static const intel_limit_t intel_limits_ironlake_dual_lvds = {
273e27ca
EA		 311 .dot = { .min = 25000, .max = 350000 },
312 .vco = { .min = 1760000, .max = 3510000 },
313 .n = { .min = 1, .max = 3 },
314 .m = { .min = 79, .max = 127 },
315 .m1 = { .min = 12, .max = 22 },
316 .m2 = { .min = 5, .max = 9 },
317 .p = { .min = 14, .max = 56 },
318 .p1 = { .min = 2, .max = 8 },
319 .p2 = { .dot_limit = 225000,
320 .p2_slow = 7, .p2_fast = 7 },
b91ad0ec
ZW		 321 .find_pll = intel_g4x_find_best_PLL,
322};
323
273e27ca 324/* LVDS 100mhz refclk limits. */
b91ad0ec 325static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
273e27ca
EA		 326 .dot = { .min = 25000, .max = 350000 },
327 .vco = { .min = 1760000, .max = 3510000 },
328 .n = { .min = 1, .max = 2 },
329 .m = { .min = 79, .max = 126 },
330 .m1 = { .min = 12, .max = 22 },
331 .m2 = { .min = 5, .max = 9 },
332 .p = { .min = 28, .max = 112 },
0206e353 333 .p1 = { .min = 2, .max = 8 },
273e27ca
EA		 334 .p2 = { .dot_limit = 225000,
335 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 336 .find_pll = intel_g4x_find_best_PLL,
337};
338
339static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
273e27ca
EA		 340 .dot = { .min = 25000, .max = 350000 },
341 .vco = { .min = 1760000, .max = 3510000 },
342 .n = { .min = 1, .max = 3 },
343 .m = { .min = 79, .max = 126 },
344 .m1 = { .min = 12, .max = 22 },
345 .m2 = { .min = 5, .max = 9 },
346 .p = { .min = 14, .max = 42 },
0206e353 347 .p1 = { .min = 2, .max = 6 },
273e27ca
EA		 348 .p2 = { .dot_limit = 225000,
349 .p2_slow = 7, .p2_fast = 7 },
4547668a
ZY		 350 .find_pll = intel_g4x_find_best_PLL,
351};
352
353static const intel_limit_t intel_limits_ironlake_display_port = {
0206e353
AJ		 354 .dot = { .min = 25000, .max = 350000 },
355 .vco = { .min = 1760000, .max = 3510000},
356 .n = { .min = 1, .max = 2 },
357 .m = { .min = 81, .max = 90 },
358 .m1 = { .min = 12, .max = 22 },
359 .m2 = { .min = 5, .max = 9 },
360 .p = { .min = 10, .max = 20 },
361 .p1 = { .min = 1, .max = 2},
362 .p2 = { .dot_limit = 0,
273e27ca 363 .p2_slow = 10, .p2_fast = 10 },
0206e353 364 .find_pll = intel_find_pll_ironlake_dp,
79e53945
JB		 365};
366
a0c4da24
JB		 367static const intel_limit_t intel_limits_vlv_dac = {
368 .dot = { .min = 25000, .max = 270000 },
369 .vco = { .min = 4000000, .max = 6000000 },
370 .n = { .min = 1, .max = 7 },
371 .m = { .min = 22, .max = 450 }, /* guess */
372 .m1 = { .min = 2, .max = 3 },
373 .m2 = { .min = 11, .max = 156 },
374 .p = { .min = 10, .max = 30 },
375 .p1 = { .min = 2, .max = 3 },
376 .p2 = { .dot_limit = 270000,
377 .p2_slow = 2, .p2_fast = 20 },
378 .find_pll = intel_vlv_find_best_pll,
379};
380
381static const intel_limit_t intel_limits_vlv_hdmi = {
382 .dot = { .min = 20000, .max = 165000 },
383 .vco = { .min = 5994000, .max = 4000000 },
384 .n = { .min = 1, .max = 7 },
385 .m = { .min = 60, .max = 300 }, /* guess */
386 .m1 = { .min = 2, .max = 3 },
387 .m2 = { .min = 11, .max = 156 },
388 .p = { .min = 10, .max = 30 },
389 .p1 = { .min = 2, .max = 3 },
390 .p2 = { .dot_limit = 270000,
391 .p2_slow = 2, .p2_fast = 20 },
392 .find_pll = intel_vlv_find_best_pll,
393};
394
395static const intel_limit_t intel_limits_vlv_dp = {
396 .dot = { .min = 162000, .max = 270000 },
397 .vco = { .min = 5994000, .max = 4000000 },
398 .n = { .min = 1, .max = 7 },
399 .m = { .min = 60, .max = 300 }, /* guess */
400 .m1 = { .min = 2, .max = 3 },
401 .m2 = { .min = 11, .max = 156 },
402 .p = { .min = 10, .max = 30 },
403 .p1 = { .min = 2, .max = 3 },
404 .p2 = { .dot_limit = 270000,
405 .p2_slow = 2, .p2_fast = 20 },
406 .find_pll = intel_vlv_find_best_pll,
407};
408
57f350b6
JB		 409u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg)
410{
411 unsigned long flags;
412 u32 val = 0;
413
414 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
415 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
416 DRM_ERROR("DPIO idle wait timed out\n");
417 goto out_unlock;
418 }
419
420 I915_WRITE(DPIO_REG, reg);
421 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_READ | DPIO_PORTID |
422 DPIO_BYTE);
423 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
424 DRM_ERROR("DPIO read wait timed out\n");
425 goto out_unlock;
426 }
427 val = I915_READ(DPIO_DATA);
428
429out_unlock:
430 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
431 return val;
432}
433
a0c4da24
JB		 434static void intel_dpio_write(struct drm_i915_private *dev_priv, int reg,
435 u32 val)
436{
437 unsigned long flags;
438
439 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
440 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
441 DRM_ERROR("DPIO idle wait timed out\n");
442 goto out_unlock;
443 }
444
445 I915_WRITE(DPIO_DATA, val);
446 I915_WRITE(DPIO_REG, reg);
447 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_WRITE | DPIO_PORTID |
448 DPIO_BYTE);
449 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100))
450 DRM_ERROR("DPIO write wait timed out\n");
451
452out_unlock:
453 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
454}
455
57f350b6
JB		 456static void vlv_init_dpio(struct drm_device *dev)
457{
458 struct drm_i915_private *dev_priv = dev->dev_private;
459
460 /* Reset the DPIO config */
461 I915_WRITE(DPIO_CTL, 0);
462 POSTING_READ(DPIO_CTL);
463 I915_WRITE(DPIO_CTL, 1);
464 POSTING_READ(DPIO_CTL);
465}
466
618563e3
DV		 467static int intel_dual_link_lvds_callback(const struct dmi_system_id *id)
468{
469 DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident);
470 return 1;
471}
472
473static const struct dmi_system_id intel_dual_link_lvds[] = {
474 {
475 .callback = intel_dual_link_lvds_callback,
476 .ident = "Apple MacBook Pro (Core i5/i7 Series)",
477 .matches = {
478 DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."),
479 DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro8,2"),
480 },
481 },
482 { } /* terminating entry */
483};
484
b0354385
TI		 485static bool is_dual_link_lvds(struct drm_i915_private *dev_priv,
486 unsigned int reg)
487{
488 unsigned int val;
489
121d527a
TI		 490 /* use the module option value if specified */
491 if (i915_lvds_channel_mode > 0)
492 return i915_lvds_channel_mode == 2;
493
618563e3
DV		 494 if (dmi_check_system(intel_dual_link_lvds))
495 return true;
496
b0354385
TI		 497 if (dev_priv->lvds_val)
498 val = dev_priv->lvds_val;
499 else {
500 /* BIOS should set the proper LVDS register value at boot, but
501 * in reality, it doesn't set the value when the lid is closed;
502 * we need to check "the value to be set" in VBT when LVDS
503 * register is uninitialized.
504 */
505 val = I915_READ(reg);
14d94a3d 506 if (!(val & ~(LVDS_PIPE_MASK | LVDS_DETECTED)))
b0354385
TI		 507 val = dev_priv->bios_lvds_val;
508 dev_priv->lvds_val = val;
509 }
510 return (val & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP;
511}
512
1b894b59
CW		 513static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
514 int refclk)
2c07245f 515{
b91ad0ec
ZW		 516 struct drm_device *dev = crtc->dev;
517 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 518 const intel_limit_t *limit;
b91ad0ec
ZW		 519
520 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
b0354385 521 if (is_dual_link_lvds(dev_priv, PCH_LVDS)) {
b91ad0ec 522 /* LVDS dual channel */
1b894b59 523 if (refclk == 100000)
b91ad0ec
ZW		 524 limit = &intel_limits_ironlake_dual_lvds_100m;
525 else
526 limit = &intel_limits_ironlake_dual_lvds;
527 } else {
1b894b59 528 if (refclk == 100000)
b91ad0ec
ZW		 529 limit = &intel_limits_ironlake_single_lvds_100m;
530 else
531 limit = &intel_limits_ironlake_single_lvds;
532 }
533 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
4547668a
ZY		 534 HAS_eDP)
535 limit = &intel_limits_ironlake_display_port;
2c07245f 536 else
b91ad0ec 537 limit = &intel_limits_ironlake_dac;
2c07245f
ZW		 538
539 return limit;
540}
541
044c7c41
ML		 542static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
543{
544 struct drm_device *dev = crtc->dev;
545 struct drm_i915_private *dev_priv = dev->dev_private;
546 const intel_limit_t *limit;
547
548 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
b0354385 549 if (is_dual_link_lvds(dev_priv, LVDS))
044c7c41 550 /* LVDS with dual channel */
e4b36699 551 limit = &intel_limits_g4x_dual_channel_lvds;
044c7c41
ML		 552 else
553 /* LVDS with dual channel */
e4b36699 554 limit = &intel_limits_g4x_single_channel_lvds;
044c7c41
ML		 555 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
556 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
e4b36699 557 limit = &intel_limits_g4x_hdmi;
044c7c41 558 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
e4b36699 559 limit = &intel_limits_g4x_sdvo;
0206e353 560 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
e4b36699 561 limit = &intel_limits_g4x_display_port;
044c7c41 562 } else /* The option is for other outputs */
e4b36699 563 limit = &intel_limits_i9xx_sdvo;
044c7c41
ML		 564
565 return limit;
566}
567
1b894b59 568static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
79e53945
JB		 569{
570 struct drm_device *dev = crtc->dev;
571 const intel_limit_t *limit;
572
bad720ff 573 if (HAS_PCH_SPLIT(dev))
1b894b59 574 limit = intel_ironlake_limit(crtc, refclk);
2c07245f 575 else if (IS_G4X(dev)) {
044c7c41 576 limit = intel_g4x_limit(crtc);
f2b115e6 577 } else if (IS_PINEVIEW(dev)) {
2177832f 578 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
f2b115e6 579 limit = &intel_limits_pineview_lvds;
2177832f 580 else
f2b115e6 581 limit = &intel_limits_pineview_sdvo;
a0c4da24
JB		 582 } else if (IS_VALLEYVIEW(dev)) {
583 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG))
584 limit = &intel_limits_vlv_dac;
585 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
586 limit = &intel_limits_vlv_hdmi;
587 else
588 limit = &intel_limits_vlv_dp;
a6c45cf0
CW		 589 } else if (!IS_GEN2(dev)) {
590 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
591 limit = &intel_limits_i9xx_lvds;
592 else
593 limit = &intel_limits_i9xx_sdvo;
79e53945
JB		 594 } else {
595 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
e4b36699 596 limit = &intel_limits_i8xx_lvds;
79e53945 597 else
e4b36699 598 limit = &intel_limits_i8xx_dvo;
79e53945
JB		 599 }
600 return limit;
601}
602
f2b115e6
AJ		 603/* m1 is reserved as 0 in Pineview, n is a ring counter */
604static void pineview_clock(int refclk, intel_clock_t *clock)
79e53945 605{
2177832f
SL		 606 clock->m = clock->m2 + 2;
607 clock->p = clock->p1 * clock->p2;
608 clock->vco = refclk * clock->m / clock->n;
609 clock->dot = clock->vco / clock->p;
610}
611
612static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock)
613{
f2b115e6
AJ		 614 if (IS_PINEVIEW(dev)) {
615 pineview_clock(refclk, clock);
2177832f
SL		 616 return;
617 }
79e53945
JB		 618 clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2);
619 clock->p = clock->p1 * clock->p2;
620 clock->vco = refclk * clock->m / (clock->n + 2);
621 clock->dot = clock->vco / clock->p;
622}
623
79e53945
JB		 624/**
625 * Returns whether any output on the specified pipe is of the specified type
626 */
4ef69c7a 627bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
79e53945 628{
4ef69c7a 629 struct drm_device *dev = crtc->dev;
4ef69c7a
CW		 630 struct intel_encoder *encoder;
631
6c2b7c12
DV		 632 for_each_encoder_on_crtc(dev, crtc, encoder)
633 if (encoder->type == type)
4ef69c7a
CW		 634 return true;
635
636 return false;
79e53945
JB		 637}
638
7c04d1d9 639#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
79e53945
JB		 640/**
641 * Returns whether the given set of divisors are valid for a given refclk with
642 * the given connectors.
643 */
644
1b894b59
CW		 645static bool intel_PLL_is_valid(struct drm_device *dev,
646 const intel_limit_t *limit,
647 const intel_clock_t *clock)
79e53945 648{
79e53945 649 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
0206e353 650 INTELPllInvalid("p1 out of range\n");
79e53945 651 if (clock->p < limit->p.min || limit->p.max < clock->p)
0206e353 652 INTELPllInvalid("p out of range\n");
79e53945 653 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
0206e353 654 INTELPllInvalid("m2 out of range\n");
79e53945 655 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
0206e353 656 INTELPllInvalid("m1 out of range\n");
f2b115e6 657 if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev))
0206e353 658 INTELPllInvalid("m1 <= m2\n");
79e53945 659 if (clock->m < limit->m.min || limit->m.max < clock->m)
0206e353 660 INTELPllInvalid("m out of range\n");
79e53945 661 if (clock->n < limit->n.min || limit->n.max < clock->n)
0206e353 662 INTELPllInvalid("n out of range\n");
79e53945 663 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
0206e353 664 INTELPllInvalid("vco out of range\n");
79e53945
JB		 665 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
666 * connector, etc., rather than just a single range.
667 */
668 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
0206e353 669 INTELPllInvalid("dot out of range\n");
79e53945
JB		 670
671 return true;
672}
673
d4906093
ML		 674static bool
675intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 676 int target, int refclk, intel_clock_t *match_clock,
677 intel_clock_t *best_clock)
d4906093 678
79e53945
JB		 679{
680 struct drm_device *dev = crtc->dev;
681 struct drm_i915_private *dev_priv = dev->dev_private;
682 intel_clock_t clock;
79e53945
JB		 683 int err = target;
684
bc5e5718 685 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
832cc28d 686 (I915_READ(LVDS)) != 0) {
79e53945
JB		 687 /*
688 * For LVDS, if the panel is on, just rely on its current
689 * settings for dual-channel. We haven't figured out how to
690 * reliably set up different single/dual channel state, if we
691 * even can.
692 */
b0354385 693 if (is_dual_link_lvds(dev_priv, LVDS))
79e53945
JB		 694 clock.p2 = limit->p2.p2_fast;
695 else
696 clock.p2 = limit->p2.p2_slow;
697 } else {
698 if (target < limit->p2.dot_limit)
699 clock.p2 = limit->p2.p2_slow;
700 else
701 clock.p2 = limit->p2.p2_fast;
702 }
703
0206e353 704 memset(best_clock, 0, sizeof(*best_clock));
79e53945 705
42158660
ZY		 706 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
707 clock.m1++) {
708 for (clock.m2 = limit->m2.min;
709 clock.m2 <= limit->m2.max; clock.m2++) {
f2b115e6
AJ		 710 /* m1 is always 0 in Pineview */
711 if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev))
42158660
ZY		 712 break;
713 for (clock.n = limit->n.min;
714 clock.n <= limit->n.max; clock.n++) {
715 for (clock.p1 = limit->p1.min;
716 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 717 int this_err;
718
2177832f 719 intel_clock(dev, refclk, &clock);
1b894b59
CW		 720 if (!intel_PLL_is_valid(dev, limit,
721 &clock))
79e53945 722 continue;
cec2f356
SP		 723 if (match_clock &&
724 clock.p != match_clock->p)
725 continue;
79e53945
JB		 726
727 this_err = abs(clock.dot - target);
728 if (this_err < err) {
729 *best_clock = clock;
730 err = this_err;
731 }
732 }
733 }
734 }
735 }
736
737 return (err != target);
738}
739
d4906093
ML		 740static bool
741intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 742 int target, int refclk, intel_clock_t *match_clock,
743 intel_clock_t *best_clock)
d4906093
ML		 744{
745 struct drm_device *dev = crtc->dev;
746 struct drm_i915_private *dev_priv = dev->dev_private;
747 intel_clock_t clock;
748 int max_n;
749 bool found;
6ba770dc
AJ		 750 /* approximately equals target * 0.00585 */
751 int err_most = (target >> 8) + (target >> 9);
d4906093
ML		 752 found = false;
753
754 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4547668a
ZY		 755 int lvds_reg;
756
c619eed4 757 if (HAS_PCH_SPLIT(dev))
4547668a
ZY		 758 lvds_reg = PCH_LVDS;
759 else
760 lvds_reg = LVDS;
761 if ((I915_READ(lvds_reg) & LVDS_CLKB_POWER_MASK) ==
d4906093
ML		 762 LVDS_CLKB_POWER_UP)
763 clock.p2 = limit->p2.p2_fast;
764 else
765 clock.p2 = limit->p2.p2_slow;
766 } else {
767 if (target < limit->p2.dot_limit)
768 clock.p2 = limit->p2.p2_slow;
769 else
770 clock.p2 = limit->p2.p2_fast;
771 }
772
773 memset(best_clock, 0, sizeof(*best_clock));
774 max_n = limit->n.max;
f77f13e2 775 /* based on hardware requirement, prefer smaller n to precision */
d4906093 776 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
f77f13e2 777 /* based on hardware requirement, prefere larger m1,m2 */
d4906093
ML		 778 for (clock.m1 = limit->m1.max;
779 clock.m1 >= limit->m1.min; clock.m1--) {
780 for (clock.m2 = limit->m2.max;
781 clock.m2 >= limit->m2.min; clock.m2--) {
782 for (clock.p1 = limit->p1.max;
783 clock.p1 >= limit->p1.min; clock.p1--) {
784 int this_err;
785
2177832f 786 intel_clock(dev, refclk, &clock);
1b894b59
CW		 787 if (!intel_PLL_is_valid(dev, limit,
788 &clock))
d4906093 789 continue;
cec2f356
SP		 790 if (match_clock &&
791 clock.p != match_clock->p)
792 continue;
1b894b59
CW		 793
794 this_err = abs(clock.dot - target);
d4906093
ML		 795 if (this_err < err_most) {
796 *best_clock = clock;
797 err_most = this_err;
798 max_n = clock.n;
799 found = true;
800 }
801 }
802 }
803 }
804 }
2c07245f
ZW		 805 return found;
806}
807
5eb08b69 808static bool
f2b115e6 809intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 810 int target, int refclk, intel_clock_t *match_clock,
811 intel_clock_t *best_clock)
5eb08b69
ZW		 812{
813 struct drm_device *dev = crtc->dev;
814 intel_clock_t clock;
4547668a 815
5eb08b69
ZW		 816 if (target < 200000) {
817 clock.n = 1;
818 clock.p1 = 2;
819 clock.p2 = 10;
820 clock.m1 = 12;
821 clock.m2 = 9;
822 } else {
823 clock.n = 2;
824 clock.p1 = 1;
825 clock.p2 = 10;
826 clock.m1 = 14;
827 clock.m2 = 8;
828 }
829 intel_clock(dev, refclk, &clock);
830 memcpy(best_clock, &clock, sizeof(intel_clock_t));
831 return true;
832}
833
a4fc5ed6
KP		 834/* DisplayPort has only two frequencies, 162MHz and 270MHz */
835static bool
836intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 837 int target, int refclk, intel_clock_t *match_clock,
838 intel_clock_t *best_clock)
a4fc5ed6 839{
5eddb70b
CW		 840 intel_clock_t clock;
841 if (target < 200000) {
842 clock.p1 = 2;
843 clock.p2 = 10;
844 clock.n = 2;
845 clock.m1 = 23;
846 clock.m2 = 8;
847 } else {
848 clock.p1 = 1;
849 clock.p2 = 10;
850 clock.n = 1;
851 clock.m1 = 14;
852 clock.m2 = 2;
853 }
854 clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2);
855 clock.p = (clock.p1 * clock.p2);
856 clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p;
857 clock.vco = 0;
858 memcpy(best_clock, &clock, sizeof(intel_clock_t));
859 return true;
a4fc5ed6 860}
a0c4da24
JB		 861static bool
862intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
863 int target, int refclk, intel_clock_t *match_clock,
864 intel_clock_t *best_clock)
865{
866 u32 p1, p2, m1, m2, vco, bestn, bestm1, bestm2, bestp1, bestp2;
867 u32 m, n, fastclk;
868 u32 updrate, minupdate, fracbits, p;
869 unsigned long bestppm, ppm, absppm;
870 int dotclk, flag;
871
af447bd3 872 flag = 0;
a0c4da24
JB		 873 dotclk = target * 1000;
874 bestppm = 1000000;
875 ppm = absppm = 0;
876 fastclk = dotclk / (2*100);
877 updrate = 0;
878 minupdate = 19200;
879 fracbits = 1;
880 n = p = p1 = p2 = m = m1 = m2 = vco = bestn = 0;
881 bestm1 = bestm2 = bestp1 = bestp2 = 0;
882
883 /* based on hardware requirement, prefer smaller n to precision */
884 for (n = limit->n.min; n <= ((refclk) / minupdate); n++) {
885 updrate = refclk / n;
886 for (p1 = limit->p1.max; p1 > limit->p1.min; p1--) {
887 for (p2 = limit->p2.p2_fast+1; p2 > 0; p2--) {
888 if (p2 > 10)
889 p2 = p2 - 1;
890 p = p1 * p2;
891 /* based on hardware requirement, prefer bigger m1,m2 values */
892 for (m1 = limit->m1.min; m1 <= limit->m1.max; m1++) {
893 m2 = (((2*(fastclk * p * n / m1 )) +
894 refclk) / (2*refclk));
895 m = m1 * m2;
896 vco = updrate * m;
897 if (vco >= limit->vco.min && vco < limit->vco.max) {
898 ppm = 1000000 * ((vco / p) - fastclk) / fastclk;
899 absppm = (ppm > 0) ? ppm : (-ppm);
900 if (absppm < 100 && ((p1 * p2) > (bestp1 * bestp2))) {
901 bestppm = 0;
902 flag = 1;
903 }
904 if (absppm < bestppm - 10) {
905 bestppm = absppm;
906 flag = 1;
907 }
908 if (flag) {
909 bestn = n;
910 bestm1 = m1;
911 bestm2 = m2;
912 bestp1 = p1;
913 bestp2 = p2;
914 flag = 0;
915 }
916 }
917 }
918 }
919 }
920 }
921 best_clock->n = bestn;
922 best_clock->m1 = bestm1;
923 best_clock->m2 = bestm2;
924 best_clock->p1 = bestp1;
925 best_clock->p2 = bestp2;
926
927 return true;
928}
a4fc5ed6 929
a928d536
PZ		 930static void ironlake_wait_for_vblank(struct drm_device *dev, int pipe)
931{
932 struct drm_i915_private *dev_priv = dev->dev_private;
933 u32 frame, frame_reg = PIPEFRAME(pipe);
934
935 frame = I915_READ(frame_reg);
936
937 if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50))
938 DRM_DEBUG_KMS("vblank wait timed out\n");
939}
940
9d0498a2
JB		 941/**
942 * intel_wait_for_vblank - wait for vblank on a given pipe
943 * @dev: drm device
944 * @pipe: pipe to wait for
945 *
946 * Wait for vblank to occur on a given pipe. Needed for various bits of
947 * mode setting code.
948 */
949void intel_wait_for_vblank(struct drm_device *dev, int pipe)
79e53945 950{
9d0498a2 951 struct drm_i915_private *dev_priv = dev->dev_private;
9db4a9c7 952 int pipestat_reg = PIPESTAT(pipe);
9d0498a2 953
a928d536
PZ		 954 if (INTEL_INFO(dev)->gen >= 5) {
955 ironlake_wait_for_vblank(dev, pipe);
956 return;
957 }
958
300387c0
CW		 959 /* Clear existing vblank status. Note this will clear any other
960 * sticky status fields as well.
961 *
962 * This races with i915_driver_irq_handler() with the result
963 * that either function could miss a vblank event. Here it is not
964 * fatal, as we will either wait upon the next vblank interrupt or
965 * timeout. Generally speaking intel_wait_for_vblank() is only
966 * called during modeset at which time the GPU should be idle and
967 * should *not* be performing page flips and thus not waiting on
968 * vblanks...
969 * Currently, the result of us stealing a vblank from the irq
970 * handler is that a single frame will be skipped during swapbuffers.
971 */
972 I915_WRITE(pipestat_reg,
973 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
974
9d0498a2 975 /* Wait for vblank interrupt bit to set */
481b6af3
CW		 976 if (wait_for(I915_READ(pipestat_reg) &
977 PIPE_VBLANK_INTERRUPT_STATUS,
978 50))
9d0498a2
JB		 979 DRM_DEBUG_KMS("vblank wait timed out\n");
980}
981
ab7ad7f6
KP		 982/*
983 * intel_wait_for_pipe_off - wait for pipe to turn off
9d0498a2
JB		 984 * @dev: drm device
985 * @pipe: pipe to wait for
986 *
987 * After disabling a pipe, we can't wait for vblank in the usual way,
988 * spinning on the vblank interrupt status bit, since we won't actually
989 * see an interrupt when the pipe is disabled.
990 *
ab7ad7f6
KP		 991 * On Gen4 and above:
992 * wait for the pipe register state bit to turn off
993 *
994 * Otherwise:
995 * wait for the display line value to settle (it usually
996 * ends up stopping at the start of the next frame).
58e10eb9 997 *
9d0498a2 998 */
58e10eb9 999void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
9d0498a2
JB		 1000{
1001 struct drm_i915_private *dev_priv = dev->dev_private;
ab7ad7f6
KP		 1002
1003 if (INTEL_INFO(dev)->gen >= 4) {
58e10eb9 1004 int reg = PIPECONF(pipe);
ab7ad7f6
KP		 1005
1006 /* Wait for the Pipe State to go off */
58e10eb9
CW		 1007 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
1008 100))
284637d9 1009 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 1010 } else {
837ba00f 1011 u32 last_line, line_mask;
58e10eb9 1012 int reg = PIPEDSL(pipe);
ab7ad7f6
KP		 1013 unsigned long timeout = jiffies + msecs_to_jiffies(100);
1014
837ba00f
PZ		 1015 if (IS_GEN2(dev))
1016 line_mask = DSL_LINEMASK_GEN2;
1017 else
1018 line_mask = DSL_LINEMASK_GEN3;
1019
ab7ad7f6
KP		 1020 /* Wait for the display line to settle */
1021 do {
837ba00f 1022 last_line = I915_READ(reg) & line_mask;
ab7ad7f6 1023 mdelay(5);
837ba00f 1024 } while (((I915_READ(reg) & line_mask) != last_line) &&
ab7ad7f6
KP		 1025 time_after(timeout, jiffies));
1026 if (time_after(jiffies, timeout))
284637d9 1027 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 1028 }
79e53945
JB		 1029}
1030
b24e7179
JB		 1031static const char *state_string(bool enabled)
1032{
1033 return enabled ? "on" : "off";
1034}
1035
1036/* Only for pre-ILK configs */
1037static void assert_pll(struct drm_i915_private *dev_priv,
1038 enum pipe pipe, bool state)
1039{
1040 int reg;
1041 u32 val;
1042 bool cur_state;
1043
1044 reg = DPLL(pipe);
1045 val = I915_READ(reg);
1046 cur_state = !!(val & DPLL_VCO_ENABLE);
1047 WARN(cur_state != state,
1048 "PLL state assertion failure (expected %s, current %s)\n",
1049 state_string(state), state_string(cur_state));
1050}
1051#define assert_pll_enabled(d, p) assert_pll(d, p, true)
1052#define assert_pll_disabled(d, p) assert_pll(d, p, false)
1053
040484af
JB		 1054/* For ILK+ */
1055static void assert_pch_pll(struct drm_i915_private *dev_priv,
92b27b08
CW		 1056 struct intel_pch_pll *pll,
1057 struct intel_crtc *crtc,
1058 bool state)
040484af 1059{
040484af
JB		 1060 u32 val;
1061 bool cur_state;
1062
9d82aa17
ED		 1063 if (HAS_PCH_LPT(dev_priv->dev)) {
1064 DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n");
1065 return;
1066 }
1067
92b27b08
CW		 1068 if (WARN (!pll,
1069 "asserting PCH PLL %s with no PLL\n", state_string(state)))
ee7b9f93 1070 return;
ee7b9f93 1071
92b27b08
CW		 1072 val = I915_READ(pll->pll_reg);
1073 cur_state = !!(val & DPLL_VCO_ENABLE);
1074 WARN(cur_state != state,
1075 "PCH PLL state for reg %x assertion failure (expected %s, current %s), val=%08x\n",
1076 pll->pll_reg, state_string(state), state_string(cur_state), val);
1077
1078 /* Make sure the selected PLL is correctly attached to the transcoder */
1079 if (crtc && HAS_PCH_CPT(dev_priv->dev)) {
d3ccbe86
JB		 1080 u32 pch_dpll;
1081
1082 pch_dpll = I915_READ(PCH_DPLL_SEL);
92b27b08
CW		 1083 cur_state = pll->pll_reg == _PCH_DPLL_B;
1084 if (!WARN(((pch_dpll >> (4 * crtc->pipe)) & 1) != cur_state,
1085 "PLL[%d] not attached to this transcoder %d: %08x\n",
1086 cur_state, crtc->pipe, pch_dpll)) {
1087 cur_state = !!(val >> (4*crtc->pipe + 3));
1088 WARN(cur_state != state,
1089 "PLL[%d] not %s on this transcoder %d: %08x\n",
1090 pll->pll_reg == _PCH_DPLL_B,
1091 state_string(state),
1092 crtc->pipe,
1093 val);
1094 }
d3ccbe86 1095 }
040484af 1096}
92b27b08
CW		 1097#define assert_pch_pll_enabled(d, p, c) assert_pch_pll(d, p, c, true)
1098#define assert_pch_pll_disabled(d, p, c) assert_pch_pll(d, p, c, false)
040484af
JB		 1099
1100static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1101 enum pipe pipe, bool state)
1102{
1103 int reg;
1104 u32 val;
1105 bool cur_state;
1106
bf507ef7
ED		 1107 if (IS_HASWELL(dev_priv->dev)) {
1108 /* On Haswell, DDI is used instead of FDI_TX_CTL */
1109 reg = DDI_FUNC_CTL(pipe);
1110 val = I915_READ(reg);
1111 cur_state = !!(val & PIPE_DDI_FUNC_ENABLE);
1112 } else {
1113 reg = FDI_TX_CTL(pipe);
1114 val = I915_READ(reg);
1115 cur_state = !!(val & FDI_TX_ENABLE);
1116 }
040484af
JB		 1117 WARN(cur_state != state,
1118 "FDI TX state assertion failure (expected %s, current %s)\n",
1119 state_string(state), state_string(cur_state));
1120}
1121#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1122#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1123
1124static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1125 enum pipe pipe, bool state)
1126{
1127 int reg;
1128 u32 val;
1129 bool cur_state;
1130
59c859d6
ED		 1131 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1132 DRM_ERROR("Attempting to enable FDI_RX on Haswell pipe > 0\n");
1133 return;
1134 } else {
1135 reg = FDI_RX_CTL(pipe);
1136 val = I915_READ(reg);
1137 cur_state = !!(val & FDI_RX_ENABLE);
1138 }
040484af
JB		 1139 WARN(cur_state != state,
1140 "FDI RX state assertion failure (expected %s, current %s)\n",
1141 state_string(state), state_string(cur_state));
1142}
1143#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1144#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1145
1146static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1147 enum pipe pipe)
1148{
1149 int reg;
1150 u32 val;
1151
1152 /* ILK FDI PLL is always enabled */
1153 if (dev_priv->info->gen == 5)
1154 return;
1155
bf507ef7
ED		 1156 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
1157 if (IS_HASWELL(dev_priv->dev))
1158 return;
1159
040484af
JB		 1160 reg = FDI_TX_CTL(pipe);
1161 val = I915_READ(reg);
1162 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1163}
1164
1165static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv,
1166 enum pipe pipe)
1167{
1168 int reg;
1169 u32 val;
1170
59c859d6
ED		 1171 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1172 DRM_ERROR("Attempting to enable FDI on Haswell with pipe > 0\n");
1173 return;
1174 }
040484af
JB		 1175 reg = FDI_RX_CTL(pipe);
1176 val = I915_READ(reg);
1177 WARN(!(val & FDI_RX_PLL_ENABLE), "FDI RX PLL assertion failure, should be active but is disabled\n");
1178}
1179
ea0760cf
JB		 1180static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1181 enum pipe pipe)
1182{
1183 int pp_reg, lvds_reg;
1184 u32 val;
1185 enum pipe panel_pipe = PIPE_A;
0de3b485 1186 bool locked = true;
ea0760cf
JB		 1187
1188 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1189 pp_reg = PCH_PP_CONTROL;
1190 lvds_reg = PCH_LVDS;
1191 } else {
1192 pp_reg = PP_CONTROL;
1193 lvds_reg = LVDS;
1194 }
1195
1196 val = I915_READ(pp_reg);
1197 if (!(val & PANEL_POWER_ON) ||
1198 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
1199 locked = false;
1200
1201 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
1202 panel_pipe = PIPE_B;
1203
1204 WARN(panel_pipe == pipe && locked,
1205 "panel assertion failure, pipe %c regs locked\n",
9db4a9c7 1206 pipe_name(pipe));
ea0760cf
JB		 1207}
1208
b840d907
JB		 1209void assert_pipe(struct drm_i915_private *dev_priv,
1210 enum pipe pipe, bool state)
b24e7179
JB		 1211{
1212 int reg;
1213 u32 val;
63d7bbe9 1214 bool cur_state;
b24e7179 1215
8e636784
DV		 1216 /* if we need the pipe A quirk it must be always on */
1217 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1218 state = true;
1219
b24e7179
JB		 1220 reg = PIPECONF(pipe);
1221 val = I915_READ(reg);
63d7bbe9
JB		 1222 cur_state = !!(val & PIPECONF_ENABLE);
1223 WARN(cur_state != state,
1224 "pipe %c assertion failure (expected %s, current %s)\n",
9db4a9c7 1225 pipe_name(pipe), state_string(state), state_string(cur_state));
b24e7179
JB		 1226}
1227
931872fc
CW		 1228static void assert_plane(struct drm_i915_private *dev_priv,
1229 enum plane plane, bool state)
b24e7179
JB		 1230{
1231 int reg;
1232 u32 val;
931872fc 1233 bool cur_state;
b24e7179
JB		 1234
1235 reg = DSPCNTR(plane);
1236 val = I915_READ(reg);
931872fc
CW		 1237 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1238 WARN(cur_state != state,
1239 "plane %c assertion failure (expected %s, current %s)\n",
1240 plane_name(plane), state_string(state), state_string(cur_state));
b24e7179
JB		 1241}
1242
931872fc
CW		 1243#define assert_plane_enabled(d, p) assert_plane(d, p, true)
1244#define assert_plane_disabled(d, p) assert_plane(d, p, false)
1245
b24e7179
JB		 1246static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1247 enum pipe pipe)
1248{
1249 int reg, i;
1250 u32 val;
1251 int cur_pipe;
1252
19ec1358 1253 /* Planes are fixed to pipes on ILK+ */
28c05794
AJ		 1254 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1255 reg = DSPCNTR(pipe);
1256 val = I915_READ(reg);
1257 WARN((val & DISPLAY_PLANE_ENABLE),
1258 "plane %c assertion failure, should be disabled but not\n",
1259 plane_name(pipe));
19ec1358 1260 return;
28c05794 1261 }
19ec1358 1262
b24e7179
JB		 1263 /* Need to check both planes against the pipe */
1264 for (i = 0; i < 2; i++) {
1265 reg = DSPCNTR(i);
1266 val = I915_READ(reg);
1267 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1268 DISPPLANE_SEL_PIPE_SHIFT;
1269 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
9db4a9c7
JB		 1270 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1271 plane_name(i), pipe_name(pipe));
b24e7179
JB		 1272 }
1273}
1274
92f2584a
JB		 1275static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
1276{
1277 u32 val;
1278 bool enabled;
1279
9d82aa17
ED		 1280 if (HAS_PCH_LPT(dev_priv->dev)) {
1281 DRM_DEBUG_DRIVER("LPT does not has PCH refclk, skipping check\n");
1282 return;
1283 }
1284
92f2584a
JB		 1285 val = I915_READ(PCH_DREF_CONTROL);
1286 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1287 DREF_SUPERSPREAD_SOURCE_MASK));
1288 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1289}
1290
1291static void assert_transcoder_disabled(struct drm_i915_private *dev_priv,
1292 enum pipe pipe)
1293{
1294 int reg;
1295 u32 val;
1296 bool enabled;
1297
1298 reg = TRANSCONF(pipe);
1299 val = I915_READ(reg);
1300 enabled = !!(val & TRANS_ENABLE);
9db4a9c7
JB		 1301 WARN(enabled,
1302 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1303 pipe_name(pipe));
92f2584a
JB		 1304}
1305
4e634389
KP		 1306static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1307 enum pipe pipe, u32 port_sel, u32 val)
f0575e92
KP		 1308{
1309 if ((val & DP_PORT_EN) == 0)
1310 return false;
1311
1312 if (HAS_PCH_CPT(dev_priv->dev)) {
1313 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1314 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1315 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1316 return false;
1317 } else {
1318 if ((val & DP_PIPE_MASK) != (pipe << 30))
1319 return false;
1320 }
1321 return true;
1322}
1323
1519b995
KP		 1324static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1325 enum pipe pipe, u32 val)
1326{
1327 if ((val & PORT_ENABLE) == 0)
1328 return false;
1329
1330 if (HAS_PCH_CPT(dev_priv->dev)) {
1331 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1332 return false;
1333 } else {
1334 if ((val & TRANSCODER_MASK) != TRANSCODER(pipe))
1335 return false;
1336 }
1337 return true;
1338}
1339
1340static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1341 enum pipe pipe, u32 val)
1342{
1343 if ((val & LVDS_PORT_EN) == 0)
1344 return false;
1345
1346 if (HAS_PCH_CPT(dev_priv->dev)) {
1347 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1348 return false;
1349 } else {
1350 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1351 return false;
1352 }
1353 return true;
1354}
1355
1356static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1357 enum pipe pipe, u32 val)
1358{
1359 if ((val & ADPA_DAC_ENABLE) == 0)
1360 return false;
1361 if (HAS_PCH_CPT(dev_priv->dev)) {
1362 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1363 return false;
1364 } else {
1365 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1366 return false;
1367 }
1368 return true;
1369}
1370
291906f1 1371static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
f0575e92 1372 enum pipe pipe, int reg, u32 port_sel)
291906f1 1373{
47a05eca 1374 u32 val = I915_READ(reg);
4e634389 1375 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
291906f1 1376 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1377 reg, pipe_name(pipe));
de9a35ab 1378
75c5da27
DV		 1379 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0
1380 && (val & DP_PIPEB_SELECT),
de9a35ab 1381 "IBX PCH dp port still using transcoder B\n");
291906f1
JB		 1382}
1383
1384static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1385 enum pipe pipe, int reg)
1386{
47a05eca 1387 u32 val = I915_READ(reg);
e9a851ed 1388 WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
23c99e77 1389 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1390 reg, pipe_name(pipe));
de9a35ab 1391
75c5da27
DV		 1392 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & PORT_ENABLE) == 0
1393 && (val & SDVO_PIPE_B_SELECT),
de9a35ab 1394 "IBX PCH hdmi port still using transcoder B\n");
291906f1
JB		 1395}
1396
1397static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1398 enum pipe pipe)
1399{
1400 int reg;
1401 u32 val;
291906f1 1402
f0575e92
KP		 1403 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1404 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1405 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
291906f1
JB		 1406
1407 reg = PCH_ADPA;
1408 val = I915_READ(reg);
e9a851ed 1409 WARN(adpa_pipe_enabled(dev_priv, pipe, val),
291906f1 1410 "PCH VGA enabled on transcoder %c, should be disabled\n",
9db4a9c7 1411 pipe_name(pipe));
291906f1
JB		 1412
1413 reg = PCH_LVDS;
1414 val = I915_READ(reg);
e9a851ed 1415 WARN(lvds_pipe_enabled(dev_priv, pipe, val),
291906f1 1416 "PCH LVDS enabled on transcoder %c, should be disabled\n",
9db4a9c7 1417 pipe_name(pipe));
291906f1
JB		 1418
1419 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIB);
1420 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIC);
1421 assert_pch_hdmi_disabled(dev_priv, pipe, HDMID);
1422}
1423
63d7bbe9
JB		 1424/**
1425 * intel_enable_pll - enable a PLL
1426 * @dev_priv: i915 private structure
1427 * @pipe: pipe PLL to enable
1428 *
1429 * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to
1430 * make sure the PLL reg is writable first though, since the panel write
1431 * protect mechanism may be enabled.
1432 *
1433 * Note! This is for pre-ILK only.
7434a255
TR		 1434 *
1435 * Unfortunately needed by dvo_ns2501 since the dvo depends on it running.
63d7bbe9 1436 */
a37b9b34 1437static void intel_enable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
63d7bbe9
JB		 1438{
1439 int reg;
1440 u32 val;
1441
1442 /* No really, not for ILK+ */
a0c4da24 1443 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev) && dev_priv->info->gen >= 5);
63d7bbe9
JB		 1444
1445 /* PLL is protected by panel, make sure we can write it */
1446 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
1447 assert_panel_unlocked(dev_priv, pipe);
1448
1449 reg = DPLL(pipe);
1450 val = I915_READ(reg);
1451 val |= DPLL_VCO_ENABLE;
1452
1453 /* We do this three times for luck */
1454 I915_WRITE(reg, val);
1455 POSTING_READ(reg);
1456 udelay(150); /* wait for warmup */
1457 I915_WRITE(reg, val);
1458 POSTING_READ(reg);
1459 udelay(150); /* wait for warmup */
1460 I915_WRITE(reg, val);
1461 POSTING_READ(reg);
1462 udelay(150); /* wait for warmup */
1463}
1464
1465/**
1466 * intel_disable_pll - disable a PLL
1467 * @dev_priv: i915 private structure
1468 * @pipe: pipe PLL to disable
1469 *
1470 * Disable the PLL for @pipe, making sure the pipe is off first.
1471 *
1472 * Note! This is for pre-ILK only.
1473 */
1474static void intel_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1475{
1476 int reg;
1477 u32 val;
1478
1479 /* Don't disable pipe A or pipe A PLLs if needed */
1480 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1481 return;
1482
1483 /* Make sure the pipe isn't still relying on us */
1484 assert_pipe_disabled(dev_priv, pipe);
1485
1486 reg = DPLL(pipe);
1487 val = I915_READ(reg);
1488 val &= ~DPLL_VCO_ENABLE;
1489 I915_WRITE(reg, val);
1490 POSTING_READ(reg);
1491}
1492
a416edef
ED		 1493/* SBI access */
1494static void
1495intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value)
1496{
1497 unsigned long flags;
1498
1499 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
39fb50f6 1500 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1501 100)) {
1502 DRM_ERROR("timeout waiting for SBI to become ready\n");
1503 goto out_unlock;
1504 }
1505
1506 I915_WRITE(SBI_ADDR,
1507 (reg << 16));
1508 I915_WRITE(SBI_DATA,
1509 value);
1510 I915_WRITE(SBI_CTL_STAT,
1511 SBI_BUSY |
1512 SBI_CTL_OP_CRWR);
1513
39fb50f6 1514 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1515 100)) {
1516 DRM_ERROR("timeout waiting for SBI to complete write transaction\n");
1517 goto out_unlock;
1518 }
1519
1520out_unlock:
1521 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
1522}
1523
1524static u32
1525intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg)
1526{
1527 unsigned long flags;
39fb50f6 1528 u32 value = 0;
a416edef
ED		 1529
1530 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
39fb50f6 1531 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1532 100)) {
1533 DRM_ERROR("timeout waiting for SBI to become ready\n");
1534 goto out_unlock;
1535 }
1536
1537 I915_WRITE(SBI_ADDR,
1538 (reg << 16));
1539 I915_WRITE(SBI_CTL_STAT,
1540 SBI_BUSY |
1541 SBI_CTL_OP_CRRD);
1542
39fb50f6 1543 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1544 100)) {
1545 DRM_ERROR("timeout waiting for SBI to complete read transaction\n");
1546 goto out_unlock;
1547 }
1548
1549 value = I915_READ(SBI_DATA);
1550
1551out_unlock:
1552 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
1553 return value;
1554}
1555
92f2584a
JB		 1556/**
1557 * intel_enable_pch_pll - enable PCH PLL
1558 * @dev_priv: i915 private structure
1559 * @pipe: pipe PLL to enable
1560 *
1561 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1562 * drives the transcoder clock.
1563 */
ee7b9f93 1564static void intel_enable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1565{
ee7b9f93 1566 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
48da64a8 1567 struct intel_pch_pll *pll;
92f2584a
JB		 1568 int reg;
1569 u32 val;
1570
48da64a8 1571 /* PCH PLLs only available on ILK, SNB and IVB */
92f2584a 1572 BUG_ON(dev_priv->info->gen < 5);
48da64a8
CW		 1573 pll = intel_crtc->pch_pll;
1574 if (pll == NULL)
1575 return;
1576
1577 if (WARN_ON(pll->refcount == 0))
1578 return;
ee7b9f93
JB		 1579
1580 DRM_DEBUG_KMS("enable PCH PLL %x (active %d, on? %d)for crtc %d\n",
1581 pll->pll_reg, pll->active, pll->on,
1582 intel_crtc->base.base.id);
92f2584a
JB		 1583
1584 /* PCH refclock must be enabled first */
1585 assert_pch_refclk_enabled(dev_priv);
1586
ee7b9f93 1587 if (pll->active++ && pll->on) {
92b27b08 1588 assert_pch_pll_enabled(dev_priv, pll, NULL);
ee7b9f93
JB		 1589 return;
1590 }
1591
1592 DRM_DEBUG_KMS("enabling PCH PLL %x\n", pll->pll_reg);
1593
1594 reg = pll->pll_reg;
92f2584a
JB		 1595 val = I915_READ(reg);
1596 val |= DPLL_VCO_ENABLE;
1597 I915_WRITE(reg, val);
1598 POSTING_READ(reg);
1599 udelay(200);
ee7b9f93
JB		 1600
1601 pll->on = true;
92f2584a
JB		 1602}
1603
ee7b9f93 1604static void intel_disable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1605{
ee7b9f93
JB		 1606 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
1607 struct intel_pch_pll *pll = intel_crtc->pch_pll;
92f2584a 1608 int reg;
ee7b9f93 1609 u32 val;
4c609cb8 1610
92f2584a
JB		 1611 /* PCH only available on ILK+ */
1612 BUG_ON(dev_priv->info->gen < 5);
ee7b9f93
JB		 1613 if (pll == NULL)
1614 return;
92f2584a 1615
48da64a8
CW		 1616 if (WARN_ON(pll->refcount == 0))
1617 return;
7a419866 1618
ee7b9f93
JB		 1619 DRM_DEBUG_KMS("disable PCH PLL %x (active %d, on? %d) for crtc %d\n",
1620 pll->pll_reg, pll->active, pll->on,
1621 intel_crtc->base.base.id);
7a419866 1622
48da64a8 1623 if (WARN_ON(pll->active == 0)) {
92b27b08 1624 assert_pch_pll_disabled(dev_priv, pll, NULL);
48da64a8
CW		 1625 return;
1626 }
1627
ee7b9f93 1628 if (--pll->active) {
92b27b08 1629 assert_pch_pll_enabled(dev_priv, pll, NULL);
7a419866 1630 return;
ee7b9f93
JB		 1631 }
1632
1633 DRM_DEBUG_KMS("disabling PCH PLL %x\n", pll->pll_reg);
1634
1635 /* Make sure transcoder isn't still depending on us */
1636 assert_transcoder_disabled(dev_priv, intel_crtc->pipe);
7a419866 1637
ee7b9f93 1638 reg = pll->pll_reg;
92f2584a
JB		 1639 val = I915_READ(reg);
1640 val &= ~DPLL_VCO_ENABLE;
1641 I915_WRITE(reg, val);
1642 POSTING_READ(reg);
1643 udelay(200);
ee7b9f93
JB		 1644
1645 pll->on = false;
92f2584a
JB		 1646}
1647
040484af
JB		 1648static void intel_enable_transcoder(struct drm_i915_private *dev_priv,
1649 enum pipe pipe)
1650{
1651 int reg;
5f7f726d 1652 u32 val, pipeconf_val;
7c26e5c6 1653 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
040484af
JB		 1654
1655 /* PCH only available on ILK+ */
1656 BUG_ON(dev_priv->info->gen < 5);
1657
1658 /* Make sure PCH DPLL is enabled */
92b27b08
CW		 1659 assert_pch_pll_enabled(dev_priv,
1660 to_intel_crtc(crtc)->pch_pll,
1661 to_intel_crtc(crtc));
040484af
JB		 1662
1663 /* FDI must be feeding us bits for PCH ports */
1664 assert_fdi_tx_enabled(dev_priv, pipe);
1665 assert_fdi_rx_enabled(dev_priv, pipe);
1666
59c859d6
ED		 1667 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1668 DRM_ERROR("Attempting to enable transcoder on Haswell with pipe > 0\n");
1669 return;
1670 }
040484af
JB		 1671 reg = TRANSCONF(pipe);
1672 val = I915_READ(reg);
5f7f726d 1673 pipeconf_val = I915_READ(PIPECONF(pipe));
e9bcff5c
JB		 1674
1675 if (HAS_PCH_IBX(dev_priv->dev)) {
1676 /*
1677 * make the BPC in transcoder be consistent with
1678 * that in pipeconf reg.
1679 */
1680 val &= ~PIPE_BPC_MASK;
5f7f726d 1681 val |= pipeconf_val & PIPE_BPC_MASK;
e9bcff5c 1682 }
5f7f726d
PZ		 1683
1684 val &= ~TRANS_INTERLACE_MASK;
1685 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
7c26e5c6
PZ		 1686 if (HAS_PCH_IBX(dev_priv->dev) &&
1687 intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO))
1688 val |= TRANS_LEGACY_INTERLACED_ILK;
1689 else
1690 val |= TRANS_INTERLACED;
5f7f726d
PZ		 1691 else
1692 val |= TRANS_PROGRESSIVE;
1693
040484af
JB		 1694 I915_WRITE(reg, val | TRANS_ENABLE);
1695 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1696 DRM_ERROR("failed to enable transcoder %d\n", pipe);
1697}
1698
1699static void intel_disable_transcoder(struct drm_i915_private *dev_priv,
1700 enum pipe pipe)
1701{
1702 int reg;
1703 u32 val;
1704
1705 /* FDI relies on the transcoder */
1706 assert_fdi_tx_disabled(dev_priv, pipe);
1707 assert_fdi_rx_disabled(dev_priv, pipe);
1708
291906f1
JB		 1709 /* Ports must be off as well */
1710 assert_pch_ports_disabled(dev_priv, pipe);
1711
040484af
JB		 1712 reg = TRANSCONF(pipe);
1713 val = I915_READ(reg);
1714 val &= ~TRANS_ENABLE;
1715 I915_WRITE(reg, val);
1716 /* wait for PCH transcoder off, transcoder state */
1717 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
4c9c18c2 1718 DRM_ERROR("failed to disable transcoder %d\n", pipe);
040484af
JB		 1719}
1720
b24e7179 1721/**
309cfea8 1722 * intel_enable_pipe - enable a pipe, asserting requirements
b24e7179
JB		 1723 * @dev_priv: i915 private structure
1724 * @pipe: pipe to enable
040484af 1725 * @pch_port: on ILK+, is this pipe driving a PCH port or not
b24e7179
JB		 1726 *
1727 * Enable @pipe, making sure that various hardware specific requirements
1728 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1729 *
1730 * @pipe should be %PIPE_A or %PIPE_B.
1731 *
1732 * Will wait until the pipe is actually running (i.e. first vblank) before
1733 * returning.
1734 */
040484af
JB		 1735static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
1736 bool pch_port)
b24e7179
JB		 1737{
1738 int reg;
1739 u32 val;
1740
1741 /*
1742 * A pipe without a PLL won't actually be able to drive bits from
1743 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1744 * need the check.
1745 */
1746 if (!HAS_PCH_SPLIT(dev_priv->dev))
1747 assert_pll_enabled(dev_priv, pipe);
040484af
JB		 1748 else {
1749 if (pch_port) {
1750 /* if driving the PCH, we need FDI enabled */
1751 assert_fdi_rx_pll_enabled(dev_priv, pipe);
1752 assert_fdi_tx_pll_enabled(dev_priv, pipe);
1753 }
1754 /* FIXME: assert CPU port conditions for SNB+ */
1755 }
b24e7179
JB		 1756
1757 reg = PIPECONF(pipe);
1758 val = I915_READ(reg);
00d70b15
CW		 1759 if (val & PIPECONF_ENABLE)
1760 return;
1761
1762 I915_WRITE(reg, val | PIPECONF_ENABLE);
b24e7179
JB		 1763 intel_wait_for_vblank(dev_priv->dev, pipe);
1764}
1765
1766/**
309cfea8 1767 * intel_disable_pipe - disable a pipe, asserting requirements
b24e7179
JB		 1768 * @dev_priv: i915 private structure
1769 * @pipe: pipe to disable
1770 *
1771 * Disable @pipe, making sure that various hardware specific requirements
1772 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1773 *
1774 * @pipe should be %PIPE_A or %PIPE_B.
1775 *
1776 * Will wait until the pipe has shut down before returning.
1777 */
1778static void intel_disable_pipe(struct drm_i915_private *dev_priv,
1779 enum pipe pipe)
1780{
1781 int reg;
1782 u32 val;
1783
1784 /*
1785 * Make sure planes won't keep trying to pump pixels to us,
1786 * or we might hang the display.
1787 */
1788 assert_planes_disabled(dev_priv, pipe);
1789
1790 /* Don't disable pipe A or pipe A PLLs if needed */
1791 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1792 return;
1793
1794 reg = PIPECONF(pipe);
1795 val = I915_READ(reg);
00d70b15
CW		 1796 if ((val & PIPECONF_ENABLE) == 0)
1797 return;
1798
1799 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
b24e7179
JB		 1800 intel_wait_for_pipe_off(dev_priv->dev, pipe);
1801}
1802
d74362c9
KP		 1803/*
1804 * Plane regs are double buffered, going from enabled->disabled needs a
1805 * trigger in order to latch. The display address reg provides this.
1806 */
6f1d69b0 1807void intel_flush_display_plane(struct drm_i915_private *dev_priv,
d74362c9
KP		 1808 enum plane plane)
1809{
1810 I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane)));
1811 I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane)));
1812}
1813
b24e7179
JB		 1814/**
1815 * intel_enable_plane - enable a display plane on a given pipe
1816 * @dev_priv: i915 private structure
1817 * @plane: plane to enable
1818 * @pipe: pipe being fed
1819 *
1820 * Enable @plane on @pipe, making sure that @pipe is running first.
1821 */
1822static void intel_enable_plane(struct drm_i915_private *dev_priv,
1823 enum plane plane, enum pipe pipe)
1824{
1825 int reg;
1826 u32 val;
1827
1828 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1829 assert_pipe_enabled(dev_priv, pipe);
1830
1831 reg = DSPCNTR(plane);
1832 val = I915_READ(reg);
00d70b15
CW		 1833 if (val & DISPLAY_PLANE_ENABLE)
1834 return;
1835
1836 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
d74362c9 1837 intel_flush_display_plane(dev_priv, plane);
b24e7179
JB		 1838 intel_wait_for_vblank(dev_priv->dev, pipe);
1839}
1840
b24e7179
JB		 1841/**
1842 * intel_disable_plane - disable a display plane
1843 * @dev_priv: i915 private structure
1844 * @plane: plane to disable
1845 * @pipe: pipe consuming the data
1846 *
1847 * Disable @plane; should be an independent operation.
1848 */
1849static void intel_disable_plane(struct drm_i915_private *dev_priv,
1850 enum plane plane, enum pipe pipe)
1851{
1852 int reg;
1853 u32 val;
1854
1855 reg = DSPCNTR(plane);
1856 val = I915_READ(reg);
00d70b15
CW		 1857 if ((val & DISPLAY_PLANE_ENABLE) == 0)
1858 return;
1859
1860 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
b24e7179
JB		 1861 intel_flush_display_plane(dev_priv, plane);
1862 intel_wait_for_vblank(dev_priv->dev, pipe);
1863}
1864
127bd2ac 1865int
48b956c5 1866intel_pin_and_fence_fb_obj(struct drm_device *dev,
05394f39 1867 struct drm_i915_gem_object *obj,
919926ae 1868 struct intel_ring_buffer *pipelined)
6b95a207 1869{
ce453d81 1870 struct drm_i915_private *dev_priv = dev->dev_private;
6b95a207
KH		 1871 u32 alignment;
1872 int ret;
1873
05394f39 1874 switch (obj->tiling_mode) {
6b95a207 1875 case I915_TILING_NONE:
534843da
CW		 1876 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
1877 alignment = 128 * 1024;
a6c45cf0 1878 else if (INTEL_INFO(dev)->gen >= 4)
534843da
CW		 1879 alignment = 4 * 1024;
1880 else
1881 alignment = 64 * 1024;
6b95a207
KH		 1882 break;
1883 case I915_TILING_X:
1884 /* pin() will align the object as required by fence */
1885 alignment = 0;
1886 break;
1887 case I915_TILING_Y:
1888 /* FIXME: Is this true? */
1889 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1890 return -EINVAL;
1891 default:
1892 BUG();
1893 }
1894
ce453d81 1895 dev_priv->mm.interruptible = false;
2da3b9b9 1896 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
48b956c5 1897 if (ret)
ce453d81 1898 goto err_interruptible;
6b95a207
KH		 1899
1900 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1901 * fence, whereas 965+ only requires a fence if using
1902 * framebuffer compression. For simplicity, we always install
1903 * a fence as the cost is not that onerous.
1904 */
06d98131 1905 ret = i915_gem_object_get_fence(obj);
9a5a53b3
CW		 1906 if (ret)
1907 goto err_unpin;
1690e1eb 1908
9a5a53b3 1909 i915_gem_object_pin_fence(obj);
6b95a207 1910
ce453d81 1911 dev_priv->mm.interruptible = true;
6b95a207 1912 return 0;
48b956c5
CW		 1913
1914err_unpin:
1915 i915_gem_object_unpin(obj);
ce453d81
CW		 1916err_interruptible:
1917 dev_priv->mm.interruptible = true;
48b956c5 1918 return ret;
6b95a207
KH		 1919}
1920
1690e1eb
CW		 1921void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
1922{
1923 i915_gem_object_unpin_fence(obj);
1924 i915_gem_object_unpin(obj);
1925}
1926
c2c75131
DV		 1927/* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
1928 * is assumed to be a power-of-two. */
1929static unsigned long gen4_compute_dspaddr_offset_xtiled(int *x, int *y,
1930 unsigned int bpp,
1931 unsigned int pitch)
1932{
1933 int tile_rows, tiles;
1934
1935 tile_rows = *y / 8;
1936 *y %= 8;
1937 tiles = *x / (512/bpp);
1938 *x %= 512/bpp;
1939
1940 return tile_rows * pitch * 8 + tiles * 4096;
1941}
1942
17638cd6
JB		 1943static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb,
1944 int x, int y)
81255565
JB		 1945{
1946 struct drm_device *dev = crtc->dev;
1947 struct drm_i915_private *dev_priv = dev->dev_private;
1948 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1949 struct intel_framebuffer *intel_fb;
05394f39 1950 struct drm_i915_gem_object *obj;
81255565 1951 int plane = intel_crtc->plane;
e506a0c6 1952 unsigned long linear_offset;
81255565 1953 u32 dspcntr;
5eddb70b 1954 u32 reg;
81255565
JB		 1955
1956 switch (plane) {
1957 case 0:
1958 case 1:
1959 break;
1960 default:
1961 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
1962 return -EINVAL;
1963 }
1964
1965 intel_fb = to_intel_framebuffer(fb);
1966 obj = intel_fb->obj;
81255565 1967
5eddb70b
CW		 1968 reg = DSPCNTR(plane);
1969 dspcntr = I915_READ(reg);
81255565
JB		 1970 /* Mask out pixel format bits in case we change it */
1971 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
1972 switch (fb->bits_per_pixel) {
1973 case 8:
1974 dspcntr |= DISPPLANE_8BPP;
1975 break;
1976 case 16:
1977 if (fb->depth == 15)
1978 dspcntr |= DISPPLANE_15_16BPP;
1979 else
1980 dspcntr |= DISPPLANE_16BPP;
1981 break;
1982 case 24:
1983 case 32:
1984 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
1985 break;
1986 default:
17638cd6 1987 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
81255565
JB		 1988 return -EINVAL;
1989 }
a6c45cf0 1990 if (INTEL_INFO(dev)->gen >= 4) {
05394f39 1991 if (obj->tiling_mode != I915_TILING_NONE)
81255565
JB		 1992 dspcntr |= DISPPLANE_TILED;
1993 else
1994 dspcntr &= ~DISPPLANE_TILED;
1995 }
1996
5eddb70b 1997 I915_WRITE(reg, dspcntr);
81255565 1998
e506a0c6 1999 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
81255565 2000
c2c75131
DV		 2001 if (INTEL_INFO(dev)->gen >= 4) {
2002 intel_crtc->dspaddr_offset =
2003 gen4_compute_dspaddr_offset_xtiled(&x, &y,
2004 fb->bits_per_pixel / 8,
2005 fb->pitches[0]);
2006 linear_offset -= intel_crtc->dspaddr_offset;
2007 } else {
e506a0c6 2008 intel_crtc->dspaddr_offset = linear_offset;
c2c75131 2009 }
e506a0c6
DV		 2010
2011 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2012 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2013 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
a6c45cf0 2014 if (INTEL_INFO(dev)->gen >= 4) {
c2c75131
DV		 2015 I915_MODIFY_DISPBASE(DSPSURF(plane),
2016 obj->gtt_offset + intel_crtc->dspaddr_offset);
5eddb70b 2017 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2018 I915_WRITE(DSPLINOFF(plane), linear_offset);
5eddb70b 2019 } else
e506a0c6 2020 I915_WRITE(DSPADDR(plane), obj->gtt_offset + linear_offset);
5eddb70b 2021 POSTING_READ(reg);
81255565 2022
17638cd6
JB		 2023 return 0;
2024}
2025
2026static int ironlake_update_plane(struct drm_crtc *crtc,
2027 struct drm_framebuffer *fb, int x, int y)
2028{
2029 struct drm_device *dev = crtc->dev;
2030 struct drm_i915_private *dev_priv = dev->dev_private;
2031 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2032 struct intel_framebuffer *intel_fb;
2033 struct drm_i915_gem_object *obj;
2034 int plane = intel_crtc->plane;
e506a0c6 2035 unsigned long linear_offset;
17638cd6
JB		 2036 u32 dspcntr;
2037 u32 reg;
2038
2039 switch (plane) {
2040 case 0:
2041 case 1:
27f8227b 2042 case 2:
17638cd6
JB		 2043 break;
2044 default:
2045 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2046 return -EINVAL;
2047 }
2048
2049 intel_fb = to_intel_framebuffer(fb);
2050 obj = intel_fb->obj;
2051
2052 reg = DSPCNTR(plane);
2053 dspcntr = I915_READ(reg);
2054 /* Mask out pixel format bits in case we change it */
2055 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2056 switch (fb->bits_per_pixel) {
2057 case 8:
2058 dspcntr |= DISPPLANE_8BPP;
2059 break;
2060 case 16:
2061 if (fb->depth != 16)
2062 return -EINVAL;
2063
2064 dspcntr |= DISPPLANE_16BPP;
2065 break;
2066 case 24:
2067 case 32:
2068 if (fb->depth == 24)
2069 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2070 else if (fb->depth == 30)
2071 dspcntr |= DISPPLANE_32BPP_30BIT_NO_ALPHA;
2072 else
2073 return -EINVAL;
2074 break;
2075 default:
2076 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
2077 return -EINVAL;
2078 }
2079
2080 if (obj->tiling_mode != I915_TILING_NONE)
2081 dspcntr |= DISPPLANE_TILED;
2082 else
2083 dspcntr &= ~DISPPLANE_TILED;
2084
2085 /* must disable */
2086 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2087
2088 I915_WRITE(reg, dspcntr);
2089
e506a0c6 2090 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
c2c75131
DV		 2091 intel_crtc->dspaddr_offset =
2092 gen4_compute_dspaddr_offset_xtiled(&x, &y,
2093 fb->bits_per_pixel / 8,
2094 fb->pitches[0]);
2095 linear_offset -= intel_crtc->dspaddr_offset;
17638cd6 2096
e506a0c6
DV		 2097 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2098 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2099 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
c2c75131
DV		 2100 I915_MODIFY_DISPBASE(DSPSURF(plane),
2101 obj->gtt_offset + intel_crtc->dspaddr_offset);
17638cd6 2102 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2103 I915_WRITE(DSPLINOFF(plane), linear_offset);
17638cd6
JB		 2104 POSTING_READ(reg);
2105
2106 return 0;
2107}
2108
2109/* Assume fb object is pinned & idle & fenced and just update base pointers */
2110static int
2111intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2112 int x, int y, enum mode_set_atomic state)
2113{
2114 struct drm_device *dev = crtc->dev;
2115 struct drm_i915_private *dev_priv = dev->dev_private;
17638cd6 2116
6b8e6ed0
CW		 2117 if (dev_priv->display.disable_fbc)
2118 dev_priv->display.disable_fbc(dev);
3dec0095 2119 intel_increase_pllclock(crtc);
81255565 2120
6b8e6ed0 2121 return dev_priv->display.update_plane(crtc, fb, x, y);
81255565
JB		 2122}
2123
14667a4b
CW		 2124static int
2125intel_finish_fb(struct drm_framebuffer *old_fb)
2126{
2127 struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj;
2128 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2129 bool was_interruptible = dev_priv->mm.interruptible;
2130 int ret;
2131
2132 wait_event(dev_priv->pending_flip_queue,
2133 atomic_read(&dev_priv->mm.wedged) ||
2134 atomic_read(&obj->pending_flip) == 0);
2135
2136 /* Big Hammer, we also need to ensure that any pending
2137 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2138 * current scanout is retired before unpinning the old
2139 * framebuffer.
2140 *
2141 * This should only fail upon a hung GPU, in which case we
2142 * can safely continue.
2143 */
2144 dev_priv->mm.interruptible = false;
2145 ret = i915_gem_object_finish_gpu(obj);
2146 dev_priv->mm.interruptible = was_interruptible;
2147
2148 return ret;
2149}
2150
5c3b82e2 2151static int
3c4fdcfb 2152intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
94352cf9 2153 struct drm_framebuffer *fb)
79e53945
JB		 2154{
2155 struct drm_device *dev = crtc->dev;
6b8e6ed0 2156 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 2157 struct drm_i915_master_private *master_priv;
2158 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
94352cf9 2159 struct drm_framebuffer *old_fb;
5c3b82e2 2160 int ret;
79e53945
JB		 2161
2162 /* no fb bound */
94352cf9 2163 if (!fb) {
a5071c2f 2164 DRM_ERROR("No FB bound\n");
5c3b82e2
CW		 2165 return 0;
2166 }
2167
5826eca5
ED		 2168 if(intel_crtc->plane > dev_priv->num_pipe) {
2169 DRM_ERROR("no plane for crtc: plane %d, num_pipes %d\n",
2170 intel_crtc->plane,
2171 dev_priv->num_pipe);
5c3b82e2 2172 return -EINVAL;
79e53945
JB		 2173 }
2174
5c3b82e2 2175 mutex_lock(&dev->struct_mutex);
265db958 2176 ret = intel_pin_and_fence_fb_obj(dev,
94352cf9 2177 to_intel_framebuffer(fb)->obj,
919926ae 2178 NULL);
5c3b82e2
CW		 2179 if (ret != 0) {
2180 mutex_unlock(&dev->struct_mutex);
a5071c2f 2181 DRM_ERROR("pin & fence failed\n");
5c3b82e2
CW		 2182 return ret;
2183 }
79e53945 2184
94352cf9
DV		 2185 if (crtc->fb)
2186 intel_finish_fb(crtc->fb);
265db958 2187
94352cf9 2188 ret = dev_priv->display.update_plane(crtc, fb, x, y);
4e6cfefc 2189 if (ret) {
94352cf9 2190 intel_unpin_fb_obj(to_intel_framebuffer(fb)->obj);
5c3b82e2 2191 mutex_unlock(&dev->struct_mutex);
a5071c2f 2192 DRM_ERROR("failed to update base address\n");
4e6cfefc 2193 return ret;
79e53945 2194 }
3c4fdcfb 2195
94352cf9
DV		 2196 old_fb = crtc->fb;
2197 crtc->fb = fb;
6c4c86f5
DV		 2198 crtc->x = x;
2199 crtc->y = y;
94352cf9 2200
b7f1de28
CW		 2201 if (old_fb) {
2202 intel_wait_for_vblank(dev, intel_crtc->pipe);
1690e1eb 2203 intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj);
b7f1de28 2204 }
652c393a 2205
6b8e6ed0 2206 intel_update_fbc(dev);
5c3b82e2 2207 mutex_unlock(&dev->struct_mutex);
79e53945
JB		 2208
2209 if (!dev->primary->master)
5c3b82e2 2210 return 0;
79e53945
JB		 2211
2212 master_priv = dev->primary->master->driver_priv;
2213 if (!master_priv->sarea_priv)
5c3b82e2 2214 return 0;
79e53945 2215
265db958 2216 if (intel_crtc->pipe) {
79e53945
JB		 2217 master_priv->sarea_priv->pipeB_x = x;
2218 master_priv->sarea_priv->pipeB_y = y;
5c3b82e2
CW		 2219 } else {
2220 master_priv->sarea_priv->pipeA_x = x;
2221 master_priv->sarea_priv->pipeA_y = y;
79e53945 2222 }
5c3b82e2
CW		 2223
2224 return 0;
79e53945
JB		 2225}
2226
5eddb70b 2227static void ironlake_set_pll_edp(struct drm_crtc *crtc, int clock)
32f9d658
ZW		 2228{
2229 struct drm_device *dev = crtc->dev;
2230 struct drm_i915_private *dev_priv = dev->dev_private;
2231 u32 dpa_ctl;
2232
28c97730 2233 DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock);
32f9d658
ZW		 2234 dpa_ctl = I915_READ(DP_A);
2235 dpa_ctl &= ~DP_PLL_FREQ_MASK;
2236
2237 if (clock < 200000) {
2238 u32 temp;
2239 dpa_ctl |= DP_PLL_FREQ_160MHZ;
2240 /* workaround for 160Mhz:
2241 1) program 0x4600c bits 15:0 = 0x8124
2242 2) program 0x46010 bit 0 = 1
2243 3) program 0x46034 bit 24 = 1
2244 4) program 0x64000 bit 14 = 1
2245 */
2246 temp = I915_READ(0x4600c);
2247 temp &= 0xffff0000;
2248 I915_WRITE(0x4600c, temp | 0x8124);
2249
2250 temp = I915_READ(0x46010);
2251 I915_WRITE(0x46010, temp | 1);
2252
2253 temp = I915_READ(0x46034);
2254 I915_WRITE(0x46034, temp | (1 << 24));
2255 } else {
2256 dpa_ctl |= DP_PLL_FREQ_270MHZ;
2257 }
2258 I915_WRITE(DP_A, dpa_ctl);
2259
5eddb70b 2260 POSTING_READ(DP_A);
32f9d658
ZW		 2261 udelay(500);
2262}
2263
5e84e1a4
ZW		 2264static void intel_fdi_normal_train(struct drm_crtc *crtc)
2265{
2266 struct drm_device *dev = crtc->dev;
2267 struct drm_i915_private *dev_priv = dev->dev_private;
2268 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2269 int pipe = intel_crtc->pipe;
2270 u32 reg, temp;
2271
2272 /* enable normal train */
2273 reg = FDI_TX_CTL(pipe);
2274 temp = I915_READ(reg);
61e499bf 2275 if (IS_IVYBRIDGE(dev)) {
357555c0
JB		 2276 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2277 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
61e499bf
KP		 2278 } else {
2279 temp &= ~FDI_LINK_TRAIN_NONE;
2280 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
357555c0 2281 }
5e84e1a4
ZW		 2282 I915_WRITE(reg, temp);
2283
2284 reg = FDI_RX_CTL(pipe);
2285 temp = I915_READ(reg);
2286 if (HAS_PCH_CPT(dev)) {
2287 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2288 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2289 } else {
2290 temp &= ~FDI_LINK_TRAIN_NONE;
2291 temp |= FDI_LINK_TRAIN_NONE;
2292 }
2293 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2294
2295 /* wait one idle pattern time */
2296 POSTING_READ(reg);
2297 udelay(1000);
357555c0
JB		 2298
2299 /* IVB wants error correction enabled */
2300 if (IS_IVYBRIDGE(dev))
2301 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2302 FDI_FE_ERRC_ENABLE);
5e84e1a4
ZW		 2303}
2304
291427f5
JB		 2305static void cpt_phase_pointer_enable(struct drm_device *dev, int pipe)
2306{
2307 struct drm_i915_private *dev_priv = dev->dev_private;
2308 u32 flags = I915_READ(SOUTH_CHICKEN1);
2309
2310 flags |= FDI_PHASE_SYNC_OVR(pipe);
2311 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to unlock... */
2312 flags |= FDI_PHASE_SYNC_EN(pipe);
2313 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to enable */
2314 POSTING_READ(SOUTH_CHICKEN1);
2315}
2316
8db9d77b
ZW		 2317/* The FDI link training functions for ILK/Ibexpeak. */
2318static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2319{
2320 struct drm_device *dev = crtc->dev;
2321 struct drm_i915_private *dev_priv = dev->dev_private;
2322 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2323 int pipe = intel_crtc->pipe;
0fc932b8 2324 int plane = intel_crtc->plane;
5eddb70b 2325 u32 reg, temp, tries;
8db9d77b 2326
0fc932b8
JB		 2327 /* FDI needs bits from pipe & plane first */
2328 assert_pipe_enabled(dev_priv, pipe);
2329 assert_plane_enabled(dev_priv, plane);
2330
e1a44743
AJ		 2331 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2332 for train result */
5eddb70b
CW		 2333 reg = FDI_RX_IMR(pipe);
2334 temp = I915_READ(reg);
e1a44743
AJ		 2335 temp &= ~FDI_RX_SYMBOL_LOCK;
2336 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2337 I915_WRITE(reg, temp);
2338 I915_READ(reg);
e1a44743
AJ		 2339 udelay(150);
2340
8db9d77b 2341 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2342 reg = FDI_TX_CTL(pipe);
2343 temp = I915_READ(reg);
77ffb597
AJ		 2344 temp &= ~(7 << 19);
2345 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2346 temp &= ~FDI_LINK_TRAIN_NONE;
2347 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b 2348 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2349
5eddb70b
CW		 2350 reg = FDI_RX_CTL(pipe);
2351 temp = I915_READ(reg);
8db9d77b
ZW		 2352 temp &= ~FDI_LINK_TRAIN_NONE;
2353 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b
CW		 2354 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2355
2356 POSTING_READ(reg);
8db9d77b
ZW		 2357 udelay(150);
2358
5b2adf89 2359 /* Ironlake workaround, enable clock pointer after FDI enable*/
6f06ce18
JB		 2360 if (HAS_PCH_IBX(dev)) {
2361 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2362 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2363 FDI_RX_PHASE_SYNC_POINTER_EN);
2364 }
5b2adf89 2365
5eddb70b 2366 reg = FDI_RX_IIR(pipe);
e1a44743 2367 for (tries = 0; tries < 5; tries++) {
5eddb70b 2368 temp = I915_READ(reg);
8db9d77b
ZW		 2369 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2370
2371 if ((temp & FDI_RX_BIT_LOCK)) {
2372 DRM_DEBUG_KMS("FDI train 1 done.\n");
5eddb70b 2373 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 2374 break;
2375 }
8db9d77b 2376 }
e1a44743 2377 if (tries == 5)
5eddb70b 2378 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2379
2380 /* Train 2 */
5eddb70b
CW		 2381 reg = FDI_TX_CTL(pipe);
2382 temp = I915_READ(reg);
8db9d77b
ZW		 2383 temp &= ~FDI_LINK_TRAIN_NONE;
2384 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2385 I915_WRITE(reg, temp);
8db9d77b 2386
5eddb70b
CW		 2387 reg = FDI_RX_CTL(pipe);
2388 temp = I915_READ(reg);
8db9d77b
ZW		 2389 temp &= ~FDI_LINK_TRAIN_NONE;
2390 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2391 I915_WRITE(reg, temp);
8db9d77b 2392
5eddb70b
CW		 2393 POSTING_READ(reg);
2394 udelay(150);
8db9d77b 2395
5eddb70b 2396 reg = FDI_RX_IIR(pipe);
e1a44743 2397 for (tries = 0; tries < 5; tries++) {
5eddb70b 2398 temp = I915_READ(reg);
8db9d77b
ZW		 2399 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2400
2401 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 2402 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 2403 DRM_DEBUG_KMS("FDI train 2 done.\n");
2404 break;
2405 }
8db9d77b 2406 }
e1a44743 2407 if (tries == 5)
5eddb70b 2408 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2409
2410 DRM_DEBUG_KMS("FDI train done\n");
5c5313c8 2411
8db9d77b
ZW		 2412}
2413
0206e353 2414static const int snb_b_fdi_train_param[] = {
8db9d77b
ZW		 2415 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2416 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2417 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2418 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2419};
2420
2421/* The FDI link training functions for SNB/Cougarpoint. */
2422static void gen6_fdi_link_train(struct drm_crtc *crtc)
2423{
2424 struct drm_device *dev = crtc->dev;
2425 struct drm_i915_private *dev_priv = dev->dev_private;
2426 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2427 int pipe = intel_crtc->pipe;
fa37d39e 2428 u32 reg, temp, i, retry;
8db9d77b 2429
e1a44743
AJ		 2430 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2431 for train result */
5eddb70b
CW		 2432 reg = FDI_RX_IMR(pipe);
2433 temp = I915_READ(reg);
e1a44743
AJ		 2434 temp &= ~FDI_RX_SYMBOL_LOCK;
2435 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2436 I915_WRITE(reg, temp);
2437
2438 POSTING_READ(reg);
e1a44743
AJ		 2439 udelay(150);
2440
8db9d77b 2441 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2442 reg = FDI_TX_CTL(pipe);
2443 temp = I915_READ(reg);
77ffb597
AJ		 2444 temp &= ~(7 << 19);
2445 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2446 temp &= ~FDI_LINK_TRAIN_NONE;
2447 temp |= FDI_LINK_TRAIN_PATTERN_1;
2448 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2449 /* SNB-B */
2450 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
5eddb70b 2451 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2452
5eddb70b
CW		 2453 reg = FDI_RX_CTL(pipe);
2454 temp = I915_READ(reg);
8db9d77b
ZW		 2455 if (HAS_PCH_CPT(dev)) {
2456 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2457 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2458 } else {
2459 temp &= ~FDI_LINK_TRAIN_NONE;
2460 temp |= FDI_LINK_TRAIN_PATTERN_1;
2461 }
5eddb70b
CW		 2462 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2463
2464 POSTING_READ(reg);
8db9d77b
ZW		 2465 udelay(150);
2466
291427f5
JB		 2467 if (HAS_PCH_CPT(dev))
2468 cpt_phase_pointer_enable(dev, pipe);
2469
0206e353 2470 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2471 reg = FDI_TX_CTL(pipe);
2472 temp = I915_READ(reg);
8db9d77b
ZW		 2473 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2474 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2475 I915_WRITE(reg, temp);
2476
2477 POSTING_READ(reg);
8db9d77b
ZW		 2478 udelay(500);
2479
fa37d39e
SP		 2480 for (retry = 0; retry < 5; retry++) {
2481 reg = FDI_RX_IIR(pipe);
2482 temp = I915_READ(reg);
2483 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2484 if (temp & FDI_RX_BIT_LOCK) {
2485 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2486 DRM_DEBUG_KMS("FDI train 1 done.\n");
2487 break;
2488 }
2489 udelay(50);
8db9d77b 2490 }
fa37d39e
SP		 2491 if (retry < 5)
2492 break;
8db9d77b
ZW		 2493 }
2494 if (i == 4)
5eddb70b 2495 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2496
2497 /* Train 2 */
5eddb70b
CW		 2498 reg = FDI_TX_CTL(pipe);
2499 temp = I915_READ(reg);
8db9d77b
ZW		 2500 temp &= ~FDI_LINK_TRAIN_NONE;
2501 temp |= FDI_LINK_TRAIN_PATTERN_2;
2502 if (IS_GEN6(dev)) {
2503 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2504 /* SNB-B */
2505 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2506 }
5eddb70b 2507 I915_WRITE(reg, temp);
8db9d77b 2508
5eddb70b
CW		 2509 reg = FDI_RX_CTL(pipe);
2510 temp = I915_READ(reg);
8db9d77b
ZW		 2511 if (HAS_PCH_CPT(dev)) {
2512 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2513 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2514 } else {
2515 temp &= ~FDI_LINK_TRAIN_NONE;
2516 temp |= FDI_LINK_TRAIN_PATTERN_2;
2517 }
5eddb70b
CW		 2518 I915_WRITE(reg, temp);
2519
2520 POSTING_READ(reg);
8db9d77b
ZW		 2521 udelay(150);
2522
0206e353 2523 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2524 reg = FDI_TX_CTL(pipe);
2525 temp = I915_READ(reg);
8db9d77b
ZW		 2526 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2527 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2528 I915_WRITE(reg, temp);
2529
2530 POSTING_READ(reg);
8db9d77b
ZW		 2531 udelay(500);
2532
fa37d39e
SP		 2533 for (retry = 0; retry < 5; retry++) {
2534 reg = FDI_RX_IIR(pipe);
2535 temp = I915_READ(reg);
2536 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2537 if (temp & FDI_RX_SYMBOL_LOCK) {
2538 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2539 DRM_DEBUG_KMS("FDI train 2 done.\n");
2540 break;
2541 }
2542 udelay(50);
8db9d77b 2543 }
fa37d39e
SP		 2544 if (retry < 5)
2545 break;
8db9d77b
ZW		 2546 }
2547 if (i == 4)
5eddb70b 2548 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2549
2550 DRM_DEBUG_KMS("FDI train done.\n");
2551}
2552
357555c0
JB		 2553/* Manual link training for Ivy Bridge A0 parts */
2554static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
2555{
2556 struct drm_device *dev = crtc->dev;
2557 struct drm_i915_private *dev_priv = dev->dev_private;
2558 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2559 int pipe = intel_crtc->pipe;
2560 u32 reg, temp, i;
2561
2562 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2563 for train result */
2564 reg = FDI_RX_IMR(pipe);
2565 temp = I915_READ(reg);
2566 temp &= ~FDI_RX_SYMBOL_LOCK;
2567 temp &= ~FDI_RX_BIT_LOCK;
2568 I915_WRITE(reg, temp);
2569
2570 POSTING_READ(reg);
2571 udelay(150);
2572
2573 /* enable CPU FDI TX and PCH FDI RX */
2574 reg = FDI_TX_CTL(pipe);
2575 temp = I915_READ(reg);
2576 temp &= ~(7 << 19);
2577 temp |= (intel_crtc->fdi_lanes - 1) << 19;
2578 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
2579 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
2580 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2581 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
c4f9c4c2 2582 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2583 I915_WRITE(reg, temp | FDI_TX_ENABLE);
2584
2585 reg = FDI_RX_CTL(pipe);
2586 temp = I915_READ(reg);
2587 temp &= ~FDI_LINK_TRAIN_AUTO;
2588 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2589 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
c4f9c4c2 2590 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2591 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2592
2593 POSTING_READ(reg);
2594 udelay(150);
2595
291427f5
JB		 2596 if (HAS_PCH_CPT(dev))
2597 cpt_phase_pointer_enable(dev, pipe);
2598
0206e353 2599 for (i = 0; i < 4; i++) {
357555c0
JB		 2600 reg = FDI_TX_CTL(pipe);
2601 temp = I915_READ(reg);
2602 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2603 temp |= snb_b_fdi_train_param[i];
2604 I915_WRITE(reg, temp);
2605
2606 POSTING_READ(reg);
2607 udelay(500);
2608
2609 reg = FDI_RX_IIR(pipe);
2610 temp = I915_READ(reg);
2611 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2612
2613 if (temp & FDI_RX_BIT_LOCK ||
2614 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
2615 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2616 DRM_DEBUG_KMS("FDI train 1 done.\n");
2617 break;
2618 }
2619 }
2620 if (i == 4)
2621 DRM_ERROR("FDI train 1 fail!\n");
2622
2623 /* Train 2 */
2624 reg = FDI_TX_CTL(pipe);
2625 temp = I915_READ(reg);
2626 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2627 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
2628 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2629 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2630 I915_WRITE(reg, temp);
2631
2632 reg = FDI_RX_CTL(pipe);
2633 temp = I915_READ(reg);
2634 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2635 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2636 I915_WRITE(reg, temp);
2637
2638 POSTING_READ(reg);
2639 udelay(150);
2640
0206e353 2641 for (i = 0; i < 4; i++) {
357555c0
JB		 2642 reg = FDI_TX_CTL(pipe);
2643 temp = I915_READ(reg);
2644 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2645 temp |= snb_b_fdi_train_param[i];
2646 I915_WRITE(reg, temp);
2647
2648 POSTING_READ(reg);
2649 udelay(500);
2650
2651 reg = FDI_RX_IIR(pipe);
2652 temp = I915_READ(reg);
2653 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2654
2655 if (temp & FDI_RX_SYMBOL_LOCK) {
2656 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2657 DRM_DEBUG_KMS("FDI train 2 done.\n");
2658 break;
2659 }
2660 }
2661 if (i == 4)
2662 DRM_ERROR("FDI train 2 fail!\n");
2663
2664 DRM_DEBUG_KMS("FDI train done.\n");
2665}
2666
88cefb6c 2667static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
2c07245f 2668{
88cefb6c 2669 struct drm_device *dev = intel_crtc->base.dev;
2c07245f 2670 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 2671 int pipe = intel_crtc->pipe;
5eddb70b 2672 u32 reg, temp;
79e53945 2673
c64e311e 2674 /* Write the TU size bits so error detection works */
5eddb70b
CW		 2675 I915_WRITE(FDI_RX_TUSIZE1(pipe),
2676 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
c64e311e 2677
c98e9dcf 2678 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
5eddb70b
CW		 2679 reg = FDI_RX_CTL(pipe);
2680 temp = I915_READ(reg);
2681 temp &= ~((0x7 << 19) | (0x7 << 16));
c98e9dcf 2682 temp |= (intel_crtc->fdi_lanes - 1) << 19;
5eddb70b
CW		 2683 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2684 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
2685
2686 POSTING_READ(reg);
c98e9dcf
JB		 2687 udelay(200);
2688
2689 /* Switch from Rawclk to PCDclk */
5eddb70b
CW		 2690 temp = I915_READ(reg);
2691 I915_WRITE(reg, temp | FDI_PCDCLK);
2692
2693 POSTING_READ(reg);
c98e9dcf
JB		 2694 udelay(200);
2695
bf507ef7
ED		 2696 /* On Haswell, the PLL configuration for ports and pipes is handled
2697 * separately, as part of DDI setup */
2698 if (!IS_HASWELL(dev)) {
2699 /* Enable CPU FDI TX PLL, always on for Ironlake */
2700 reg = FDI_TX_CTL(pipe);
2701 temp = I915_READ(reg);
2702 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
2703 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
5eddb70b 2704
bf507ef7
ED		 2705 POSTING_READ(reg);
2706 udelay(100);
2707 }
6be4a607 2708 }
0e23b99d
JB		 2709}
2710
88cefb6c
DV		 2711static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
2712{
2713 struct drm_device *dev = intel_crtc->base.dev;
2714 struct drm_i915_private *dev_priv = dev->dev_private;
2715 int pipe = intel_crtc->pipe;
2716 u32 reg, temp;
2717
2718 /* Switch from PCDclk to Rawclk */
2719 reg = FDI_RX_CTL(pipe);
2720 temp = I915_READ(reg);
2721 I915_WRITE(reg, temp & ~FDI_PCDCLK);
2722
2723 /* Disable CPU FDI TX PLL */
2724 reg = FDI_TX_CTL(pipe);
2725 temp = I915_READ(reg);
2726 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
2727
2728 POSTING_READ(reg);
2729 udelay(100);
2730
2731 reg = FDI_RX_CTL(pipe);
2732 temp = I915_READ(reg);
2733 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
2734
2735 /* Wait for the clocks to turn off. */
2736 POSTING_READ(reg);
2737 udelay(100);
2738}
2739
291427f5
JB		 2740static void cpt_phase_pointer_disable(struct drm_device *dev, int pipe)
2741{
2742 struct drm_i915_private *dev_priv = dev->dev_private;
2743 u32 flags = I915_READ(SOUTH_CHICKEN1);
2744
2745 flags &= ~(FDI_PHASE_SYNC_EN(pipe));
2746 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to disable... */
2747 flags &= ~(FDI_PHASE_SYNC_OVR(pipe));
2748 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to lock */
2749 POSTING_READ(SOUTH_CHICKEN1);
2750}
0fc932b8
JB		 2751static void ironlake_fdi_disable(struct drm_crtc *crtc)
2752{
2753 struct drm_device *dev = crtc->dev;
2754 struct drm_i915_private *dev_priv = dev->dev_private;
2755 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2756 int pipe = intel_crtc->pipe;
2757 u32 reg, temp;
2758
2759 /* disable CPU FDI tx and PCH FDI rx */
2760 reg = FDI_TX_CTL(pipe);
2761 temp = I915_READ(reg);
2762 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
2763 POSTING_READ(reg);
2764
2765 reg = FDI_RX_CTL(pipe);
2766 temp = I915_READ(reg);
2767 temp &= ~(0x7 << 16);
2768 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2769 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
2770
2771 POSTING_READ(reg);
2772 udelay(100);
2773
2774 /* Ironlake workaround, disable clock pointer after downing FDI */
6f06ce18
JB		 2775 if (HAS_PCH_IBX(dev)) {
2776 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
0fc932b8
JB		 2777 I915_WRITE(FDI_RX_CHICKEN(pipe),
2778 I915_READ(FDI_RX_CHICKEN(pipe) &
6f06ce18 2779 ~FDI_RX_PHASE_SYNC_POINTER_EN));
291427f5
JB		 2780 } else if (HAS_PCH_CPT(dev)) {
2781 cpt_phase_pointer_disable(dev, pipe);
6f06ce18 2782 }
0fc932b8
JB		 2783
2784 /* still set train pattern 1 */
2785 reg = FDI_TX_CTL(pipe);
2786 temp = I915_READ(reg);
2787 temp &= ~FDI_LINK_TRAIN_NONE;
2788 temp |= FDI_LINK_TRAIN_PATTERN_1;
2789 I915_WRITE(reg, temp);
2790
2791 reg = FDI_RX_CTL(pipe);
2792 temp = I915_READ(reg);
2793 if (HAS_PCH_CPT(dev)) {
2794 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2795 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2796 } else {
2797 temp &= ~FDI_LINK_TRAIN_NONE;
2798 temp |= FDI_LINK_TRAIN_PATTERN_1;
2799 }
2800 /* BPC in FDI rx is consistent with that in PIPECONF */
2801 temp &= ~(0x07 << 16);
2802 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2803 I915_WRITE(reg, temp);
2804
2805 POSTING_READ(reg);
2806 udelay(100);
2807}
2808
e6c3a2a6
CW		 2809static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
2810{
0f91128d 2811 struct drm_device *dev = crtc->dev;
e6c3a2a6
CW		 2812
2813 if (crtc->fb == NULL)
2814 return;
2815
0f91128d
CW		 2816 mutex_lock(&dev->struct_mutex);
2817 intel_finish_fb(crtc->fb);
2818 mutex_unlock(&dev->struct_mutex);
e6c3a2a6
CW		 2819}
2820
040484af
JB		 2821static bool intel_crtc_driving_pch(struct drm_crtc *crtc)
2822{
2823 struct drm_device *dev = crtc->dev;
228d3e36 2824 struct intel_encoder *intel_encoder;
040484af
JB		 2825
2826 /*
2827 * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2828 * must be driven by its own crtc; no sharing is possible.
2829 */
228d3e36 2830 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
040484af 2831
6ee8bab0
ED		 2832 /* On Haswell, LPT PCH handles the VGA connection via FDI, and Haswell
2833 * CPU handles all others */
2834 if (IS_HASWELL(dev)) {
2835 /* It is still unclear how this will work on PPT, so throw up a warning */
2836 WARN_ON(!HAS_PCH_LPT(dev));
2837
228d3e36 2838 if (intel_encoder->type == INTEL_OUTPUT_ANALOG) {
6ee8bab0
ED		 2839 DRM_DEBUG_KMS("Haswell detected DAC encoder, assuming is PCH\n");
2840 return true;
2841 } else {
2842 DRM_DEBUG_KMS("Haswell detected encoder %d, assuming is CPU\n",
228d3e36 2843 intel_encoder->type);
6ee8bab0
ED		 2844 return false;
2845 }
2846 }
2847
228d3e36 2848 switch (intel_encoder->type) {
040484af 2849 case INTEL_OUTPUT_EDP:
228d3e36 2850 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
040484af
JB		 2851 return false;
2852 continue;
2853 }
2854 }
2855
2856 return true;
2857}
2858
e615efe4
ED		 2859/* Program iCLKIP clock to the desired frequency */
2860static void lpt_program_iclkip(struct drm_crtc *crtc)
2861{
2862 struct drm_device *dev = crtc->dev;
2863 struct drm_i915_private *dev_priv = dev->dev_private;
2864 u32 divsel, phaseinc, auxdiv, phasedir = 0;
2865 u32 temp;
2866
2867 /* It is necessary to ungate the pixclk gate prior to programming
2868 * the divisors, and gate it back when it is done.
2869 */
2870 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
2871
2872 /* Disable SSCCTL */
2873 intel_sbi_write(dev_priv, SBI_SSCCTL6,
2874 intel_sbi_read(dev_priv, SBI_SSCCTL6) |
2875 SBI_SSCCTL_DISABLE);
2876
2877 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
2878 if (crtc->mode.clock == 20000) {
2879 auxdiv = 1;
2880 divsel = 0x41;
2881 phaseinc = 0x20;
2882 } else {
2883 /* The iCLK virtual clock root frequency is in MHz,
2884 * but the crtc->mode.clock in in KHz. To get the divisors,
2885 * it is necessary to divide one by another, so we
2886 * convert the virtual clock precision to KHz here for higher
2887 * precision.
2888 */
2889 u32 iclk_virtual_root_freq = 172800 * 1000;
2890 u32 iclk_pi_range = 64;
2891 u32 desired_divisor, msb_divisor_value, pi_value;
2892
2893 desired_divisor = (iclk_virtual_root_freq / crtc->mode.clock);
2894 msb_divisor_value = desired_divisor / iclk_pi_range;
2895 pi_value = desired_divisor % iclk_pi_range;
2896
2897 auxdiv = 0;
2898 divsel = msb_divisor_value - 2;
2899 phaseinc = pi_value;
2900 }
2901
2902 /* This should not happen with any sane values */
2903 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
2904 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
2905 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
2906 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
2907
2908 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
2909 crtc->mode.clock,
2910 auxdiv,
2911 divsel,
2912 phasedir,
2913 phaseinc);
2914
2915 /* Program SSCDIVINTPHASE6 */
2916 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6);
2917 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
2918 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
2919 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
2920 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
2921 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
2922 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
2923
2924 intel_sbi_write(dev_priv,
2925 SBI_SSCDIVINTPHASE6,
2926 temp);
2927
2928 /* Program SSCAUXDIV */
2929 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6);
2930 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
2931 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
2932 intel_sbi_write(dev_priv,
2933 SBI_SSCAUXDIV6,
2934 temp);
2935
2936
2937 /* Enable modulator and associated divider */
2938 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6);
2939 temp &= ~SBI_SSCCTL_DISABLE;
2940 intel_sbi_write(dev_priv,
2941 SBI_SSCCTL6,
2942 temp);
2943
2944 /* Wait for initialization time */
2945 udelay(24);
2946
2947 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
2948}
2949
f67a559d
JB		 2950/*
2951 * Enable PCH resources required for PCH ports:
2952 * - PCH PLLs
2953 * - FDI training & RX/TX
2954 * - update transcoder timings
2955 * - DP transcoding bits
2956 * - transcoder
2957 */
2958static void ironlake_pch_enable(struct drm_crtc *crtc)
0e23b99d
JB		 2959{
2960 struct drm_device *dev = crtc->dev;
2961 struct drm_i915_private *dev_priv = dev->dev_private;
2962 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2963 int pipe = intel_crtc->pipe;
ee7b9f93 2964 u32 reg, temp;
2c07245f 2965
e7e164db
CW		 2966 assert_transcoder_disabled(dev_priv, pipe);
2967
c98e9dcf 2968 /* For PCH output, training FDI link */
674cf967 2969 dev_priv->display.fdi_link_train(crtc);
2c07245f 2970
6f13b7b5
CW		 2971 intel_enable_pch_pll(intel_crtc);
2972
e615efe4
ED		 2973 if (HAS_PCH_LPT(dev)) {
2974 DRM_DEBUG_KMS("LPT detected: programming iCLKIP\n");
2975 lpt_program_iclkip(crtc);
2976 } else if (HAS_PCH_CPT(dev)) {
ee7b9f93 2977 u32 sel;
4b645f14 2978
c98e9dcf 2979 temp = I915_READ(PCH_DPLL_SEL);
ee7b9f93
JB		 2980 switch (pipe) {
2981 default:
2982 case 0:
2983 temp |= TRANSA_DPLL_ENABLE;
2984 sel = TRANSA_DPLLB_SEL;
2985 break;
2986 case 1:
2987 temp |= TRANSB_DPLL_ENABLE;
2988 sel = TRANSB_DPLLB_SEL;
2989 break;
2990 case 2:
2991 temp |= TRANSC_DPLL_ENABLE;
2992 sel = TRANSC_DPLLB_SEL;
2993 break;
d64311ab 2994 }
ee7b9f93
JB		 2995 if (intel_crtc->pch_pll->pll_reg == _PCH_DPLL_B)
2996 temp |= sel;
2997 else
2998 temp &= ~sel;
c98e9dcf 2999 I915_WRITE(PCH_DPLL_SEL, temp);
c98e9dcf 3000 }
5eddb70b 3001
d9b6cb56
JB		 3002 /* set transcoder timing, panel must allow it */
3003 assert_panel_unlocked(dev_priv, pipe);
5eddb70b
CW		 3004 I915_WRITE(TRANS_HTOTAL(pipe), I915_READ(HTOTAL(pipe)));
3005 I915_WRITE(TRANS_HBLANK(pipe), I915_READ(HBLANK(pipe)));
3006 I915_WRITE(TRANS_HSYNC(pipe), I915_READ(HSYNC(pipe)));
8db9d77b 3007
5eddb70b
CW		 3008 I915_WRITE(TRANS_VTOTAL(pipe), I915_READ(VTOTAL(pipe)));
3009 I915_WRITE(TRANS_VBLANK(pipe), I915_READ(VBLANK(pipe)));
3010 I915_WRITE(TRANS_VSYNC(pipe), I915_READ(VSYNC(pipe)));
0529a0d9 3011 I915_WRITE(TRANS_VSYNCSHIFT(pipe), I915_READ(VSYNCSHIFT(pipe)));
8db9d77b 3012
f57e1e3a
ED		 3013 if (!IS_HASWELL(dev))
3014 intel_fdi_normal_train(crtc);
5e84e1a4 3015
c98e9dcf
JB		 3016 /* For PCH DP, enable TRANS_DP_CTL */
3017 if (HAS_PCH_CPT(dev) &&
417e822d
KP		 3018 (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
3019 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
9325c9f0 3020 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) >> 5;
5eddb70b
CW		 3021 reg = TRANS_DP_CTL(pipe);
3022 temp = I915_READ(reg);
3023 temp &= ~(TRANS_DP_PORT_SEL_MASK |
220cad3c
EA		 3024 TRANS_DP_SYNC_MASK |
3025 TRANS_DP_BPC_MASK);
5eddb70b
CW		 3026 temp |= (TRANS_DP_OUTPUT_ENABLE |
3027 TRANS_DP_ENH_FRAMING);
9325c9f0 3028 temp |= bpc << 9; /* same format but at 11:9 */
c98e9dcf
JB		 3029
3030 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
5eddb70b 3031 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
c98e9dcf 3032 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
5eddb70b 3033 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
c98e9dcf
JB		 3034
3035 switch (intel_trans_dp_port_sel(crtc)) {
3036 case PCH_DP_B:
5eddb70b 3037 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf
JB		 3038 break;
3039 case PCH_DP_C:
5eddb70b 3040 temp |= TRANS_DP_PORT_SEL_C;
c98e9dcf
JB		 3041 break;
3042 case PCH_DP_D:
5eddb70b 3043 temp |= TRANS_DP_PORT_SEL_D;
c98e9dcf
JB		 3044 break;
3045 default:
3046 DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n");
5eddb70b 3047 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf 3048 break;
32f9d658 3049 }
2c07245f 3050
5eddb70b 3051 I915_WRITE(reg, temp);
6be4a607 3052 }
b52eb4dc 3053
040484af 3054 intel_enable_transcoder(dev_priv, pipe);
f67a559d
JB		 3055}
3056
ee7b9f93
JB		 3057static void intel_put_pch_pll(struct intel_crtc *intel_crtc)
3058{
3059 struct intel_pch_pll *pll = intel_crtc->pch_pll;
3060
3061 if (pll == NULL)
3062 return;
3063
3064 if (pll->refcount == 0) {
3065 WARN(1, "bad PCH PLL refcount\n");
3066 return;
3067 }
3068
3069 --pll->refcount;
3070 intel_crtc->pch_pll = NULL;
3071}
3072
3073static struct intel_pch_pll *intel_get_pch_pll(struct intel_crtc *intel_crtc, u32 dpll, u32 fp)
3074{
3075 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
3076 struct intel_pch_pll *pll;
3077 int i;
3078
3079 pll = intel_crtc->pch_pll;
3080 if (pll) {
3081 DRM_DEBUG_KMS("CRTC:%d reusing existing PCH PLL %x\n",
3082 intel_crtc->base.base.id, pll->pll_reg);
3083 goto prepare;
3084 }
3085
98b6bd99
DV		 3086 if (HAS_PCH_IBX(dev_priv->dev)) {
3087 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
3088 i = intel_crtc->pipe;
3089 pll = &dev_priv->pch_plls[i];
3090
3091 DRM_DEBUG_KMS("CRTC:%d using pre-allocated PCH PLL %x\n",
3092 intel_crtc->base.base.id, pll->pll_reg);
3093
3094 goto found;
3095 }
3096
ee7b9f93
JB		 3097 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3098 pll = &dev_priv->pch_plls[i];
3099
3100 /* Only want to check enabled timings first */
3101 if (pll->refcount == 0)
3102 continue;
3103
3104 if (dpll == (I915_READ(pll->pll_reg) & 0x7fffffff) &&
3105 fp == I915_READ(pll->fp0_reg)) {
3106 DRM_DEBUG_KMS("CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n",
3107 intel_crtc->base.base.id,
3108 pll->pll_reg, pll->refcount, pll->active);
3109
3110 goto found;
3111 }
3112 }
3113
3114 /* Ok no matching timings, maybe there's a free one? */
3115 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3116 pll = &dev_priv->pch_plls[i];
3117 if (pll->refcount == 0) {
3118 DRM_DEBUG_KMS("CRTC:%d allocated PCH PLL %x\n",
3119 intel_crtc->base.base.id, pll->pll_reg);
3120 goto found;
3121 }
3122 }
3123
3124 return NULL;
3125
3126found:
3127 intel_crtc->pch_pll = pll;
3128 pll->refcount++;
3129 DRM_DEBUG_DRIVER("using pll %d for pipe %d\n", i, intel_crtc->pipe);
3130prepare: /* separate function? */
3131 DRM_DEBUG_DRIVER("switching PLL %x off\n", pll->pll_reg);
ee7b9f93 3132
e04c7350
CW		 3133 /* Wait for the clocks to stabilize before rewriting the regs */
3134 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3135 POSTING_READ(pll->pll_reg);
3136 udelay(150);
e04c7350
CW		 3137
3138 I915_WRITE(pll->fp0_reg, fp);
3139 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3140 pll->on = false;
3141 return pll;
3142}
3143
d4270e57
JB		 3144void intel_cpt_verify_modeset(struct drm_device *dev, int pipe)
3145{
3146 struct drm_i915_private *dev_priv = dev->dev_private;
3147 int dslreg = PIPEDSL(pipe), tc2reg = TRANS_CHICKEN2(pipe);
3148 u32 temp;
3149
3150 temp = I915_READ(dslreg);
3151 udelay(500);
3152 if (wait_for(I915_READ(dslreg) != temp, 5)) {
3153 /* Without this, mode sets may fail silently on FDI */
3154 I915_WRITE(tc2reg, TRANS_AUTOTRAIN_GEN_STALL_DIS);
3155 udelay(250);
3156 I915_WRITE(tc2reg, 0);
3157 if (wait_for(I915_READ(dslreg) != temp, 5))
3158 DRM_ERROR("mode set failed: pipe %d stuck\n", pipe);
3159 }
3160}
3161
f67a559d
JB		 3162static void ironlake_crtc_enable(struct drm_crtc *crtc)
3163{
3164 struct drm_device *dev = crtc->dev;
3165 struct drm_i915_private *dev_priv = dev->dev_private;
3166 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3167 struct intel_encoder *encoder;
f67a559d
JB		 3168 int pipe = intel_crtc->pipe;
3169 int plane = intel_crtc->plane;
3170 u32 temp;
3171 bool is_pch_port;
3172
08a48469
DV		 3173 WARN_ON(!crtc->enabled);
3174
f67a559d
JB		 3175 if (intel_crtc->active)
3176 return;
3177
3178 intel_crtc->active = true;
3179 intel_update_watermarks(dev);
3180
3181 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3182 temp = I915_READ(PCH_LVDS);
3183 if ((temp & LVDS_PORT_EN) == 0)
3184 I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN);
3185 }
3186
3187 is_pch_port = intel_crtc_driving_pch(crtc);
3188
46b6f814 3189 if (is_pch_port) {
88cefb6c 3190 ironlake_fdi_pll_enable(intel_crtc);
46b6f814
DV		 3191 } else {
3192 assert_fdi_tx_disabled(dev_priv, pipe);
3193 assert_fdi_rx_disabled(dev_priv, pipe);
3194 }
f67a559d 3195
bf49ec8c
DV		 3196 for_each_encoder_on_crtc(dev, crtc, encoder)
3197 if (encoder->pre_enable)
3198 encoder->pre_enable(encoder);
3199
f67a559d
JB		 3200 /* Enable panel fitting for LVDS */
3201 if (dev_priv->pch_pf_size &&
3202 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || HAS_eDP)) {
3203 /* Force use of hard-coded filter coefficients
3204 * as some pre-programmed values are broken,
3205 * e.g. x201.
3206 */
9db4a9c7
JB		 3207 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
3208 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
3209 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
f67a559d
JB		 3210 }
3211
9c54c0dd
JB		 3212 /*
3213 * On ILK+ LUT must be loaded before the pipe is running but with
3214 * clocks enabled
3215 */
3216 intel_crtc_load_lut(crtc);
3217
f67a559d
JB		 3218 intel_enable_pipe(dev_priv, pipe, is_pch_port);
3219 intel_enable_plane(dev_priv, plane, pipe);
3220
3221 if (is_pch_port)
3222 ironlake_pch_enable(crtc);
c98e9dcf 3223
d1ebd816 3224 mutex_lock(&dev->struct_mutex);
bed4a673 3225 intel_update_fbc(dev);
d1ebd816
BW		 3226 mutex_unlock(&dev->struct_mutex);
3227
6b383a7f 3228 intel_crtc_update_cursor(crtc, true);
ef9c3aee 3229
fa5c73b1
DV		 3230 for_each_encoder_on_crtc(dev, crtc, encoder)
3231 encoder->enable(encoder);
61b77ddd
DV		 3232
3233 if (HAS_PCH_CPT(dev))
3234 intel_cpt_verify_modeset(dev, intel_crtc->pipe);
6be4a607
JB		 3235}
3236
3237static void ironlake_crtc_disable(struct drm_crtc *crtc)
3238{
3239 struct drm_device *dev = crtc->dev;
3240 struct drm_i915_private *dev_priv = dev->dev_private;
3241 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3242 struct intel_encoder *encoder;
6be4a607
JB		 3243 int pipe = intel_crtc->pipe;
3244 int plane = intel_crtc->plane;
5eddb70b 3245 u32 reg, temp;
b52eb4dc 3246
ef9c3aee 3247
f7abfe8b
CW		 3248 if (!intel_crtc->active)
3249 return;
3250
ea9d758d
DV		 3251 for_each_encoder_on_crtc(dev, crtc, encoder)
3252 encoder->disable(encoder);
3253
e6c3a2a6 3254 intel_crtc_wait_for_pending_flips(crtc);
6be4a607 3255 drm_vblank_off(dev, pipe);
6b383a7f 3256 intel_crtc_update_cursor(crtc, false);
5eddb70b 3257
b24e7179 3258 intel_disable_plane(dev_priv, plane, pipe);
913d8d11 3259
973d04f9
CW		 3260 if (dev_priv->cfb_plane == plane)
3261 intel_disable_fbc(dev);
2c07245f 3262
b24e7179 3263 intel_disable_pipe(dev_priv, pipe);
32f9d658 3264
6be4a607 3265 /* Disable PF */
9db4a9c7
JB		 3266 I915_WRITE(PF_CTL(pipe), 0);
3267 I915_WRITE(PF_WIN_SZ(pipe), 0);
2c07245f 3268
bf49ec8c
DV		 3269 for_each_encoder_on_crtc(dev, crtc, encoder)
3270 if (encoder->post_disable)
3271 encoder->post_disable(encoder);
3272
0fc932b8 3273 ironlake_fdi_disable(crtc);
2c07245f 3274
040484af 3275 intel_disable_transcoder(dev_priv, pipe);
913d8d11 3276
6be4a607
JB		 3277 if (HAS_PCH_CPT(dev)) {
3278 /* disable TRANS_DP_CTL */
5eddb70b
CW		 3279 reg = TRANS_DP_CTL(pipe);
3280 temp = I915_READ(reg);
3281 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK);
cb3543c6 3282 temp |= TRANS_DP_PORT_SEL_NONE;
5eddb70b 3283 I915_WRITE(reg, temp);
6be4a607
JB		 3284
3285 /* disable DPLL_SEL */
3286 temp = I915_READ(PCH_DPLL_SEL);
9db4a9c7
JB		 3287 switch (pipe) {
3288 case 0:
d64311ab 3289 temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLB_SEL);
9db4a9c7
JB		 3290 break;
3291 case 1:
6be4a607 3292 temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
9db4a9c7
JB		 3293 break;
3294 case 2:
4b645f14 3295 /* C shares PLL A or B */
d64311ab 3296 temp &= ~(TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL);
9db4a9c7
JB		 3297 break;
3298 default:
3299 BUG(); /* wtf */
3300 }
6be4a607 3301 I915_WRITE(PCH_DPLL_SEL, temp);
6be4a607 3302 }
e3421a18 3303
6be4a607 3304 /* disable PCH DPLL */
ee7b9f93 3305 intel_disable_pch_pll(intel_crtc);
8db9d77b 3306
88cefb6c 3307 ironlake_fdi_pll_disable(intel_crtc);
6b383a7f 3308
f7abfe8b 3309 intel_crtc->active = false;
6b383a7f 3310 intel_update_watermarks(dev);
d1ebd816
BW		 3311
3312 mutex_lock(&dev->struct_mutex);
6b383a7f 3313 intel_update_fbc(dev);
d1ebd816 3314 mutex_unlock(&dev->struct_mutex);
6be4a607 3315}
1b3c7a47 3316
ee7b9f93
JB		 3317static void ironlake_crtc_off(struct drm_crtc *crtc)
3318{
3319 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3320 intel_put_pch_pll(intel_crtc);
3321}
3322
02e792fb
DV		 3323static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3324{
02e792fb 3325 if (!enable && intel_crtc->overlay) {
23f09ce3 3326 struct drm_device *dev = intel_crtc->base.dev;
ce453d81 3327 struct drm_i915_private *dev_priv = dev->dev_private;
03f77ea5 3328
23f09ce3 3329 mutex_lock(&dev->struct_mutex);
ce453d81
CW		 3330 dev_priv->mm.interruptible = false;
3331 (void) intel_overlay_switch_off(intel_crtc->overlay);
3332 dev_priv->mm.interruptible = true;
23f09ce3 3333 mutex_unlock(&dev->struct_mutex);
02e792fb 3334 }
02e792fb 3335
5dcdbcb0
CW		 3336 /* Let userspace switch the overlay on again. In most cases userspace
3337 * has to recompute where to put it anyway.
3338 */
02e792fb
DV		 3339}
3340
0b8765c6 3341static void i9xx_crtc_enable(struct drm_crtc *crtc)
79e53945
JB		 3342{
3343 struct drm_device *dev = crtc->dev;
79e53945
JB		 3344 struct drm_i915_private *dev_priv = dev->dev_private;
3345 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3346 struct intel_encoder *encoder;
79e53945 3347 int pipe = intel_crtc->pipe;
80824003 3348 int plane = intel_crtc->plane;
79e53945 3349
08a48469
DV		 3350 WARN_ON(!crtc->enabled);
3351
f7abfe8b
CW		 3352 if (intel_crtc->active)
3353 return;
3354
3355 intel_crtc->active = true;
6b383a7f
CW		 3356 intel_update_watermarks(dev);
3357
63d7bbe9 3358 intel_enable_pll(dev_priv, pipe);
040484af 3359 intel_enable_pipe(dev_priv, pipe, false);
b24e7179 3360 intel_enable_plane(dev_priv, plane, pipe);
79e53945 3361
0b8765c6 3362 intel_crtc_load_lut(crtc);
bed4a673 3363 intel_update_fbc(dev);
79e53945 3364
0b8765c6
JB		 3365 /* Give the overlay scaler a chance to enable if it's on this pipe */
3366 intel_crtc_dpms_overlay(intel_crtc, true);
6b383a7f 3367 intel_crtc_update_cursor(crtc, true);
ef9c3aee 3368
fa5c73b1
DV		 3369 for_each_encoder_on_crtc(dev, crtc, encoder)
3370 encoder->enable(encoder);
0b8765c6 3371}
79e53945 3372
0b8765c6
JB		 3373static void i9xx_crtc_disable(struct drm_crtc *crtc)
3374{
3375 struct drm_device *dev = crtc->dev;
3376 struct drm_i915_private *dev_priv = dev->dev_private;
3377 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3378 struct intel_encoder *encoder;
0b8765c6
JB		 3379 int pipe = intel_crtc->pipe;
3380 int plane = intel_crtc->plane;
b690e96c 3381
ef9c3aee 3382
f7abfe8b
CW		 3383 if (!intel_crtc->active)
3384 return;
3385
ea9d758d
DV		 3386 for_each_encoder_on_crtc(dev, crtc, encoder)
3387 encoder->disable(encoder);
3388
0b8765c6 3389 /* Give the overlay scaler a chance to disable if it's on this pipe */
e6c3a2a6
CW		 3390 intel_crtc_wait_for_pending_flips(crtc);
3391 drm_vblank_off(dev, pipe);
0b8765c6 3392 intel_crtc_dpms_overlay(intel_crtc, false);
6b383a7f 3393 intel_crtc_update_cursor(crtc, false);
0b8765c6 3394
973d04f9
CW		 3395 if (dev_priv->cfb_plane == plane)
3396 intel_disable_fbc(dev);
79e53945 3397
b24e7179 3398 intel_disable_plane(dev_priv, plane, pipe);
b24e7179 3399 intel_disable_pipe(dev_priv, pipe);
63d7bbe9 3400 intel_disable_pll(dev_priv, pipe);
0b8765c6 3401
f7abfe8b 3402 intel_crtc->active = false;
6b383a7f
CW		 3403 intel_update_fbc(dev);
3404 intel_update_watermarks(dev);
0b8765c6
JB		 3405}
3406
ee7b9f93
JB		 3407static void i9xx_crtc_off(struct drm_crtc *crtc)
3408{
3409}
3410
976f8a20
DV		 3411static void intel_crtc_update_sarea(struct drm_crtc *crtc,
3412 bool enabled)
2c07245f
ZW		 3413{
3414 struct drm_device *dev = crtc->dev;
3415 struct drm_i915_master_private *master_priv;
3416 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3417 int pipe = intel_crtc->pipe;
79e53945
JB		 3418
3419 if (!dev->primary->master)
3420 return;
3421
3422 master_priv = dev->primary->master->driver_priv;
3423 if (!master_priv->sarea_priv)
3424 return;
3425
79e53945
JB		 3426 switch (pipe) {
3427 case 0:
3428 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
3429 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
3430 break;
3431 case 1:
3432 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
3433 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
3434 break;
3435 default:
9db4a9c7 3436 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
79e53945
JB		 3437 break;
3438 }
79e53945
JB		 3439}
3440
976f8a20
DV		 3441/**
3442 * Sets the power management mode of the pipe and plane.
3443 */
3444void intel_crtc_update_dpms(struct drm_crtc *crtc)
3445{
3446 struct drm_device *dev = crtc->dev;
3447 struct drm_i915_private *dev_priv = dev->dev_private;
3448 struct intel_encoder *intel_encoder;
3449 bool enable = false;
3450
3451 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
3452 enable |= intel_encoder->connectors_active;
3453
3454 if (enable)
3455 dev_priv->display.crtc_enable(crtc);
3456 else
3457 dev_priv->display.crtc_disable(crtc);
3458
3459 intel_crtc_update_sarea(crtc, enable);
3460}
3461
3462static void intel_crtc_noop(struct drm_crtc *crtc)
3463{
3464}
3465
cdd59983
CW		 3466static void intel_crtc_disable(struct drm_crtc *crtc)
3467{
cdd59983 3468 struct drm_device *dev = crtc->dev;
976f8a20 3469 struct drm_connector *connector;
ee7b9f93 3470 struct drm_i915_private *dev_priv = dev->dev_private;
cdd59983 3471
976f8a20
DV		 3472 /* crtc should still be enabled when we disable it. */
3473 WARN_ON(!crtc->enabled);
3474
3475 dev_priv->display.crtc_disable(crtc);
3476 intel_crtc_update_sarea(crtc, false);
ee7b9f93
JB		 3477 dev_priv->display.off(crtc);
3478
931872fc
CW		 3479 assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane);
3480 assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe);
cdd59983
CW		 3481
3482 if (crtc->fb) {
3483 mutex_lock(&dev->struct_mutex);
1690e1eb 3484 intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj);
cdd59983 3485 mutex_unlock(&dev->struct_mutex);
976f8a20
DV		 3486 crtc->fb = NULL;
3487 }
3488
3489 /* Update computed state. */
3490 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
3491 if (!connector->encoder || !connector->encoder->crtc)
3492 continue;
3493
3494 if (connector->encoder->crtc != crtc)
3495 continue;
3496
3497 connector->dpms = DRM_MODE_DPMS_OFF;
3498 to_intel_encoder(connector->encoder)->connectors_active = false;
cdd59983
CW		 3499 }
3500}
3501
a261b246 3502void intel_modeset_disable(struct drm_device *dev)
79e53945 3503{
a261b246
DV		 3504 struct drm_crtc *crtc;
3505
3506 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
3507 if (crtc->enabled)
3508 intel_crtc_disable(crtc);
3509 }
79e53945
JB		 3510}
3511
1f703855 3512void intel_encoder_noop(struct drm_encoder *encoder)
79e53945 3513{
7e7d76c3
JB		 3514}
3515
ea5b213a 3516void intel_encoder_destroy(struct drm_encoder *encoder)
7e7d76c3 3517{
4ef69c7a 3518 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
ea5b213a 3519
ea5b213a
CW		 3520 drm_encoder_cleanup(encoder);
3521 kfree(intel_encoder);
7e7d76c3
JB		 3522}
3523
5ab432ef
DV		 3524/* Simple dpms helper for encodres with just one connector, no cloning and only
3525 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
3526 * state of the entire output pipe. */
3527void intel_encoder_dpms(struct intel_encoder *encoder, int mode)
7e7d76c3 3528{
5ab432ef
DV		 3529 if (mode == DRM_MODE_DPMS_ON) {
3530 encoder->connectors_active = true;
3531
b2cabb0e 3532 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef
DV		 3533 } else {
3534 encoder->connectors_active = false;
3535
b2cabb0e 3536 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef 3537 }
79e53945
JB		 3538}
3539
0a91ca29
DV		 3540/* Cross check the actual hw state with our own modeset state tracking (and it's
3541 * internal consistency). */
b980514c 3542static void intel_connector_check_state(struct intel_connector *connector)
79e53945 3543{
0a91ca29
DV		 3544 if (connector->get_hw_state(connector)) {
3545 struct intel_encoder *encoder = connector->encoder;
3546 struct drm_crtc *crtc;
3547 bool encoder_enabled;
3548 enum pipe pipe;
3549
3550 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
3551 connector->base.base.id,
3552 drm_get_connector_name(&connector->base));
3553
3554 WARN(connector->base.dpms == DRM_MODE_DPMS_OFF,
3555 "wrong connector dpms state\n");
3556 WARN(connector->base.encoder != &encoder->base,
3557 "active connector not linked to encoder\n");
3558 WARN(!encoder->connectors_active,
3559 "encoder->connectors_active not set\n");
3560
3561 encoder_enabled = encoder->get_hw_state(encoder, &pipe);
3562 WARN(!encoder_enabled, "encoder not enabled\n");
3563 if (WARN_ON(!encoder->base.crtc))
3564 return;
3565
3566 crtc = encoder->base.crtc;
3567
3568 WARN(!crtc->enabled, "crtc not enabled\n");
3569 WARN(!to_intel_crtc(crtc)->active, "crtc not active\n");
3570 WARN(pipe != to_intel_crtc(crtc)->pipe,
3571 "encoder active on the wrong pipe\n");
3572 }
79e53945
JB		 3573}
3574
5ab432ef
DV		 3575/* Even simpler default implementation, if there's really no special case to
3576 * consider. */
3577void intel_connector_dpms(struct drm_connector *connector, int mode)
79e53945 3578{
5ab432ef 3579 struct intel_encoder *encoder = intel_attached_encoder(connector);
d4270e57 3580
5ab432ef
DV		 3581 /* All the simple cases only support two dpms states. */
3582 if (mode != DRM_MODE_DPMS_ON)
3583 mode = DRM_MODE_DPMS_OFF;
d4270e57 3584
5ab432ef
DV		 3585 if (mode == connector->dpms)
3586 return;
3587
3588 connector->dpms = mode;
3589
3590 /* Only need to change hw state when actually enabled */
3591 if (encoder->base.crtc)
3592 intel_encoder_dpms(encoder, mode);
3593 else
8af6cf88 3594 WARN_ON(encoder->connectors_active != false);
0a91ca29 3595
b980514c 3596 intel_modeset_check_state(connector->dev);
79e53945
JB		 3597}
3598
f0947c37
DV		 3599/* Simple connector->get_hw_state implementation for encoders that support only
3600 * one connector and no cloning and hence the encoder state determines the state
3601 * of the connector. */
3602bool intel_connector_get_hw_state(struct intel_connector *connector)
ea5b213a 3603{
24929352 3604 enum pipe pipe = 0;
f0947c37 3605 struct intel_encoder *encoder = connector->encoder;
ea5b213a 3606
f0947c37 3607 return encoder->get_hw_state(encoder, &pipe);
ea5b213a
CW		 3608}
3609
79e53945 3610static bool intel_crtc_mode_fixup(struct drm_crtc *crtc,
35313cde 3611 const struct drm_display_mode *mode,
79e53945
JB		 3612 struct drm_display_mode *adjusted_mode)
3613{
2c07245f 3614 struct drm_device *dev = crtc->dev;
89749350 3615
bad720ff 3616 if (HAS_PCH_SPLIT(dev)) {
2c07245f 3617 /* FDI link clock is fixed at 2.7G */
2377b741
JB		 3618 if (mode->clock * 3 > IRONLAKE_FDI_FREQ * 4)
3619 return false;
2c07245f 3620 }
89749350 3621
f9bef081
DV		 3622 /* All interlaced capable intel hw wants timings in frames. Note though
3623 * that intel_lvds_mode_fixup does some funny tricks with the crtc
3624 * timings, so we need to be careful not to clobber these.*/
3625 if (!(adjusted_mode->private_flags & INTEL_MODE_CRTC_TIMINGS_SET))
3626 drm_mode_set_crtcinfo(adjusted_mode, 0);
89749350 3627
44f46b42
CW		 3628 /* WaPruneModeWithIncorrectHsyncOffset: Cantiga+ cannot handle modes
3629 * with a hsync front porch of 0.
3630 */
3631 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
3632 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
3633 return false;
3634
79e53945
JB		 3635 return true;
3636}
3637
25eb05fc
JB		 3638static int valleyview_get_display_clock_speed(struct drm_device *dev)
3639{
3640 return 400000; /* FIXME */
3641}
3642
e70236a8
JB		 3643static int i945_get_display_clock_speed(struct drm_device *dev)
3644{
3645 return 400000;
3646}
79e53945 3647
e70236a8 3648static int i915_get_display_clock_speed(struct drm_device *dev)
79e53945 3649{
e70236a8
JB		 3650 return 333000;
3651}
79e53945 3652
e70236a8
JB		 3653static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
3654{
3655 return 200000;
3656}
79e53945 3657
e70236a8
JB		 3658static int i915gm_get_display_clock_speed(struct drm_device *dev)
3659{
3660 u16 gcfgc = 0;
79e53945 3661
e70236a8
JB		 3662 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
3663
3664 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
3665 return 133000;
3666 else {
3667 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
3668 case GC_DISPLAY_CLOCK_333_MHZ:
3669 return 333000;
3670 default:
3671 case GC_DISPLAY_CLOCK_190_200_MHZ:
3672 return 190000;
79e53945 3673 }
e70236a8
JB		 3674 }
3675}
3676
3677static int i865_get_display_clock_speed(struct drm_device *dev)
3678{
3679 return 266000;
3680}
3681
3682static int i855_get_display_clock_speed(struct drm_device *dev)
3683{
3684 u16 hpllcc = 0;
3685 /* Assume that the hardware is in the high speed state. This
3686 * should be the default.
3687 */
3688 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
3689 case GC_CLOCK_133_200:
3690 case GC_CLOCK_100_200:
3691 return 200000;
3692 case GC_CLOCK_166_250:
3693 return 250000;
3694 case GC_CLOCK_100_133:
79e53945 3695 return 133000;
e70236a8 3696 }
79e53945 3697
e70236a8
JB		 3698 /* Shouldn't happen */
3699 return 0;
3700}
79e53945 3701
e70236a8
JB		 3702static int i830_get_display_clock_speed(struct drm_device *dev)
3703{
3704 return 133000;
79e53945
JB		 3705}
3706
2c07245f
ZW		 3707struct fdi_m_n {
3708 u32 tu;
3709 u32 gmch_m;
3710 u32 gmch_n;
3711 u32 link_m;
3712 u32 link_n;
3713};
3714
3715static void
3716fdi_reduce_ratio(u32 *num, u32 *den)
3717{
3718 while (*num > 0xffffff || *den > 0xffffff) {
3719 *num >>= 1;
3720 *den >>= 1;
3721 }
3722}
3723
2c07245f 3724static void
f2b115e6
AJ		 3725ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock,
3726 int link_clock, struct fdi_m_n *m_n)
2c07245f 3727{
2c07245f
ZW		 3728 m_n->tu = 64; /* default size */
3729
22ed1113
CW		 3730 /* BUG_ON(pixel_clock > INT_MAX / 36); */
3731 m_n->gmch_m = bits_per_pixel * pixel_clock;
3732 m_n->gmch_n = link_clock * nlanes * 8;
2c07245f
ZW		 3733 fdi_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
3734
22ed1113
CW		 3735 m_n->link_m = pixel_clock;
3736 m_n->link_n = link_clock;
2c07245f
ZW		 3737 fdi_reduce_ratio(&m_n->link_m, &m_n->link_n);
3738}
3739
a7615030
CW		 3740static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
3741{
72bbe58c
KP		 3742 if (i915_panel_use_ssc >= 0)
3743 return i915_panel_use_ssc != 0;
3744 return dev_priv->lvds_use_ssc
435793df 3745 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
a7615030
CW		 3746}
3747
5a354204
JB		 3748/**
3749 * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
3750 * @crtc: CRTC structure
3b5c78a3 3751 * @mode: requested mode
5a354204
JB		 3752 *
3753 * A pipe may be connected to one or more outputs. Based on the depth of the
3754 * attached framebuffer, choose a good color depth to use on the pipe.
3755 *
3756 * If possible, match the pipe depth to the fb depth. In some cases, this
3757 * isn't ideal, because the connected output supports a lesser or restricted
3758 * set of depths. Resolve that here:
3759 * LVDS typically supports only 6bpc, so clamp down in that case
3760 * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
3761 * Displays may support a restricted set as well, check EDID and clamp as
3762 * appropriate.
3b5c78a3 3763 * DP may want to dither down to 6bpc to fit larger modes
5a354204
JB		 3764 *
3765 * RETURNS:
3766 * Dithering requirement (i.e. false if display bpc and pipe bpc match,
3767 * true if they don't match).
3768 */
3769static bool intel_choose_pipe_bpp_dither(struct drm_crtc *crtc,
94352cf9 3770 struct drm_framebuffer *fb,
3b5c78a3
AJ		 3771 unsigned int *pipe_bpp,
3772 struct drm_display_mode *mode)
5a354204
JB		 3773{
3774 struct drm_device *dev = crtc->dev;
3775 struct drm_i915_private *dev_priv = dev->dev_private;
5a354204 3776 struct drm_connector *connector;
6c2b7c12 3777 struct intel_encoder *intel_encoder;
5a354204
JB		 3778 unsigned int display_bpc = UINT_MAX, bpc;
3779
3780 /* Walk the encoders & connectors on this crtc, get min bpc */
6c2b7c12 3781 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5a354204
JB		 3782
3783 if (intel_encoder->type == INTEL_OUTPUT_LVDS) {
3784 unsigned int lvds_bpc;
3785
3786 if ((I915_READ(PCH_LVDS) & LVDS_A3_POWER_MASK) ==
3787 LVDS_A3_POWER_UP)
3788 lvds_bpc = 8;
3789 else
3790 lvds_bpc = 6;
3791
3792 if (lvds_bpc < display_bpc) {
82820490 3793 DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc, lvds_bpc);
5a354204
JB		 3794 display_bpc = lvds_bpc;
3795 }
3796 continue;
3797 }
3798
5a354204
JB		 3799 /* Not one of the known troublemakers, check the EDID */
3800 list_for_each_entry(connector, &dev->mode_config.connector_list,
3801 head) {
6c2b7c12 3802 if (connector->encoder != &intel_encoder->base)
5a354204
JB		 3803 continue;
3804
62ac41a6
JB		 3805 /* Don't use an invalid EDID bpc value */
3806 if (connector->display_info.bpc &&
3807 connector->display_info.bpc < display_bpc) {
82820490 3808 DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc, connector->display_info.bpc);
5a354204
JB		 3809 display_bpc = connector->display_info.bpc;
3810 }
3811 }
3812
3813 /*
3814 * HDMI is either 12 or 8, so if the display lets 10bpc sneak
3815 * through, clamp it down. (Note: >12bpc will be caught below.)
3816 */
3817 if (intel_encoder->type == INTEL_OUTPUT_HDMI) {
3818 if (display_bpc > 8 && display_bpc < 12) {
82820490 3819 DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n");
5a354204
JB		 3820 display_bpc = 12;
3821 } else {
82820490 3822 DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n");
5a354204
JB		 3823 display_bpc = 8;
3824 }
3825 }
3826 }
3827
3b5c78a3
AJ		 3828 if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
3829 DRM_DEBUG_KMS("Dithering DP to 6bpc\n");
3830 display_bpc = 6;
3831 }
3832
5a354204
JB		 3833 /*
3834 * We could just drive the pipe at the highest bpc all the time and
3835 * enable dithering as needed, but that costs bandwidth. So choose
3836 * the minimum value that expresses the full color range of the fb but
3837 * also stays within the max display bpc discovered above.
3838 */
3839
94352cf9 3840 switch (fb->depth) {
5a354204
JB		 3841 case 8:
3842 bpc = 8; /* since we go through a colormap */
3843 break;
3844 case 15:
3845 case 16:
3846 bpc = 6; /* min is 18bpp */
3847 break;
3848 case 24:
578393cd 3849 bpc = 8;
5a354204
JB		 3850 break;
3851 case 30:
578393cd 3852 bpc = 10;
5a354204
JB		 3853 break;
3854 case 48:
578393cd 3855 bpc = 12;
5a354204
JB		 3856 break;
3857 default:
3858 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
3859 bpc = min((unsigned int)8, display_bpc);
3860 break;
3861 }
3862
578393cd
KP		 3863 display_bpc = min(display_bpc, bpc);
3864
82820490
AJ		 3865 DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n",
3866 bpc, display_bpc);
5a354204 3867
578393cd 3868 *pipe_bpp = display_bpc * 3;
5a354204
JB		 3869
3870 return display_bpc != bpc;
3871}
3872
a0c4da24
JB		 3873static int vlv_get_refclk(struct drm_crtc *crtc)
3874{
3875 struct drm_device *dev = crtc->dev;
3876 struct drm_i915_private *dev_priv = dev->dev_private;
3877 int refclk = 27000; /* for DP & HDMI */
3878
3879 return 100000; /* only one validated so far */
3880
3881 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
3882 refclk = 96000;
3883 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3884 if (intel_panel_use_ssc(dev_priv))
3885 refclk = 100000;
3886 else
3887 refclk = 96000;
3888 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
3889 refclk = 100000;
3890 }
3891
3892 return refclk;
3893}
3894
c65d77d8
JB		 3895static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
3896{
3897 struct drm_device *dev = crtc->dev;
3898 struct drm_i915_private *dev_priv = dev->dev_private;
3899 int refclk;
3900
a0c4da24
JB		 3901 if (IS_VALLEYVIEW(dev)) {
3902 refclk = vlv_get_refclk(crtc);
3903 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
c65d77d8
JB		 3904 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
3905 refclk = dev_priv->lvds_ssc_freq * 1000;
3906 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
3907 refclk / 1000);
3908 } else if (!IS_GEN2(dev)) {
3909 refclk = 96000;
3910 } else {
3911 refclk = 48000;
3912 }
3913
3914 return refclk;
3915}
3916
3917static void i9xx_adjust_sdvo_tv_clock(struct drm_display_mode *adjusted_mode,
3918 intel_clock_t *clock)
3919{
3920 /* SDVO TV has fixed PLL values depend on its clock range,
3921 this mirrors vbios setting. */
3922 if (adjusted_mode->clock >= 100000
3923 && adjusted_mode->clock < 140500) {
3924 clock->p1 = 2;
3925 clock->p2 = 10;
3926 clock->n = 3;
3927 clock->m1 = 16;
3928 clock->m2 = 8;
3929 } else if (adjusted_mode->clock >= 140500
3930 && adjusted_mode->clock <= 200000) {
3931 clock->p1 = 1;
3932 clock->p2 = 10;
3933 clock->n = 6;
3934 clock->m1 = 12;
3935 clock->m2 = 8;
3936 }
3937}
3938
a7516a05
JB		 3939static void i9xx_update_pll_dividers(struct drm_crtc *crtc,
3940 intel_clock_t *clock,
3941 intel_clock_t *reduced_clock)
3942{
3943 struct drm_device *dev = crtc->dev;
3944 struct drm_i915_private *dev_priv = dev->dev_private;
3945 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3946 int pipe = intel_crtc->pipe;
3947 u32 fp, fp2 = 0;
3948
3949 if (IS_PINEVIEW(dev)) {
3950 fp = (1 << clock->n) << 16 | clock->m1 << 8 | clock->m2;
3951 if (reduced_clock)
3952 fp2 = (1 << reduced_clock->n) << 16 |
3953 reduced_clock->m1 << 8 | reduced_clock->m2;
3954 } else {
3955 fp = clock->n << 16 | clock->m1 << 8 | clock->m2;
3956 if (reduced_clock)
3957 fp2 = reduced_clock->n << 16 | reduced_clock->m1 << 8 |
3958 reduced_clock->m2;
3959 }
3960
3961 I915_WRITE(FP0(pipe), fp);
3962
3963 intel_crtc->lowfreq_avail = false;
3964 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
3965 reduced_clock && i915_powersave) {
3966 I915_WRITE(FP1(pipe), fp2);
3967 intel_crtc->lowfreq_avail = true;
3968 } else {
3969 I915_WRITE(FP1(pipe), fp);
3970 }
3971}
3972
93e537a1
DV		 3973static void intel_update_lvds(struct drm_crtc *crtc, intel_clock_t *clock,
3974 struct drm_display_mode *adjusted_mode)
3975{
3976 struct drm_device *dev = crtc->dev;
3977 struct drm_i915_private *dev_priv = dev->dev_private;
3978 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3979 int pipe = intel_crtc->pipe;
284d5df5 3980 u32 temp;
93e537a1
DV		 3981
3982 temp = I915_READ(LVDS);
3983 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
3984 if (pipe == 1) {
3985 temp |= LVDS_PIPEB_SELECT;
3986 } else {
3987 temp &= ~LVDS_PIPEB_SELECT;
3988 }
3989 /* set the corresponsding LVDS_BORDER bit */
3990 temp |= dev_priv->lvds_border_bits;
3991 /* Set the B0-B3 data pairs corresponding to whether we're going to
3992 * set the DPLLs for dual-channel mode or not.
3993 */
3994 if (clock->p2 == 7)
3995 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
3996 else
3997 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
3998
3999 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
4000 * appropriately here, but we need to look more thoroughly into how
4001 * panels behave in the two modes.
4002 */
4003 /* set the dithering flag on LVDS as needed */
4004 if (INTEL_INFO(dev)->gen >= 4) {
4005 if (dev_priv->lvds_dither)
4006 temp |= LVDS_ENABLE_DITHER;
4007 else
4008 temp &= ~LVDS_ENABLE_DITHER;
4009 }
284d5df5 4010 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
93e537a1 4011 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
284d5df5 4012 temp |= LVDS_HSYNC_POLARITY;
93e537a1 4013 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
284d5df5 4014 temp |= LVDS_VSYNC_POLARITY;
93e537a1
DV		 4015 I915_WRITE(LVDS, temp);
4016}
4017
a0c4da24
JB		 4018static void vlv_update_pll(struct drm_crtc *crtc,
4019 struct drm_display_mode *mode,
4020 struct drm_display_mode *adjusted_mode,
4021 intel_clock_t *clock, intel_clock_t *reduced_clock,
4022 int refclk, int num_connectors)
4023{
4024 struct drm_device *dev = crtc->dev;
4025 struct drm_i915_private *dev_priv = dev->dev_private;
4026 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4027 int pipe = intel_crtc->pipe;
4028 u32 dpll, mdiv, pdiv;
4029 u32 bestn, bestm1, bestm2, bestp1, bestp2;
4030 bool is_hdmi;
4031
4032 is_hdmi = intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
4033
4034 bestn = clock->n;
4035 bestm1 = clock->m1;
4036 bestm2 = clock->m2;
4037 bestp1 = clock->p1;
4038 bestp2 = clock->p2;
4039
4040 /* Enable DPIO clock input */
4041 dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV |
4042 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV;
4043 I915_WRITE(DPLL(pipe), dpll);
4044 POSTING_READ(DPLL(pipe));
4045
4046 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
4047 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
4048 mdiv |= ((bestn << DPIO_N_SHIFT));
4049 mdiv |= (1 << DPIO_POST_DIV_SHIFT);
4050 mdiv |= (1 << DPIO_K_SHIFT);
4051 mdiv |= DPIO_ENABLE_CALIBRATION;
4052 intel_dpio_write(dev_priv, DPIO_DIV(pipe), mdiv);
4053
4054 intel_dpio_write(dev_priv, DPIO_CORE_CLK(pipe), 0x01000000);
4055
4056 pdiv = DPIO_REFSEL_OVERRIDE | (5 << DPIO_PLL_MODESEL_SHIFT) |
4057 (3 << DPIO_BIAS_CURRENT_CTL_SHIFT) | (1<<20) |
4058 (8 << DPIO_DRIVER_CTL_SHIFT) | (5 << DPIO_CLK_BIAS_CTL_SHIFT);
4059 intel_dpio_write(dev_priv, DPIO_REFSFR(pipe), pdiv);
4060
4061 intel_dpio_write(dev_priv, DPIO_LFP_COEFF(pipe), 0x009f0051);
4062
4063 dpll |= DPLL_VCO_ENABLE;
4064 I915_WRITE(DPLL(pipe), dpll);
4065 POSTING_READ(DPLL(pipe));
4066 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
4067 DRM_ERROR("DPLL %d failed to lock\n", pipe);
4068
4069 if (is_hdmi) {
4070 u32 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
4071
4072 if (temp > 1)
4073 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4074 else
4075 temp = 0;
4076
4077 I915_WRITE(DPLL_MD(pipe), temp);
4078 POSTING_READ(DPLL_MD(pipe));
4079 }
4080
4081 intel_dpio_write(dev_priv, DPIO_FASTCLK_DISABLE, 0x641); /* ??? */
4082}
4083
eb1cbe48
DV		 4084static void i9xx_update_pll(struct drm_crtc *crtc,
4085 struct drm_display_mode *mode,
4086 struct drm_display_mode *adjusted_mode,
4087 intel_clock_t *clock, intel_clock_t *reduced_clock,
4088 int num_connectors)
4089{
4090 struct drm_device *dev = crtc->dev;
4091 struct drm_i915_private *dev_priv = dev->dev_private;
4092 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4093 int pipe = intel_crtc->pipe;
4094 u32 dpll;
4095 bool is_sdvo;
4096
4097 is_sdvo = intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO) ||
4098 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
4099
4100 dpll = DPLL_VGA_MODE_DIS;
4101
4102 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4103 dpll |= DPLLB_MODE_LVDS;
4104 else
4105 dpll |= DPLLB_MODE_DAC_SERIAL;
4106 if (is_sdvo) {
4107 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4108 if (pixel_multiplier > 1) {
4109 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))
4110 dpll |= (pixel_multiplier - 1) << SDVO_MULTIPLIER_SHIFT_HIRES;
4111 }
4112 dpll |= DPLL_DVO_HIGH_SPEED;
4113 }
4114 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4115 dpll |= DPLL_DVO_HIGH_SPEED;
4116
4117 /* compute bitmask from p1 value */
4118 if (IS_PINEVIEW(dev))
4119 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
4120 else {
4121 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4122 if (IS_G4X(dev) && reduced_clock)
4123 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4124 }
4125 switch (clock->p2) {
4126 case 5:
4127 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4128 break;
4129 case 7:
4130 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4131 break;
4132 case 10:
4133 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4134 break;
4135 case 14:
4136 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4137 break;
4138 }
4139 if (INTEL_INFO(dev)->gen >= 4)
4140 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
4141
4142 if (is_sdvo && intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4143 dpll |= PLL_REF_INPUT_TVCLKINBC;
4144 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4145 /* XXX: just matching BIOS for now */
4146 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4147 dpll |= 3;
4148 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4149 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4150 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4151 else
4152 dpll |= PLL_REF_INPUT_DREFCLK;
4153
4154 dpll |= DPLL_VCO_ENABLE;
4155 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4156 POSTING_READ(DPLL(pipe));
4157 udelay(150);
4158
4159 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4160 * This is an exception to the general rule that mode_set doesn't turn
4161 * things on.
4162 */
4163 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4164 intel_update_lvds(crtc, clock, adjusted_mode);
4165
4166 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4167 intel_dp_set_m_n(crtc, mode, adjusted_mode);
4168
4169 I915_WRITE(DPLL(pipe), dpll);
4170
4171 /* Wait for the clocks to stabilize. */
4172 POSTING_READ(DPLL(pipe));
4173 udelay(150);
4174
4175 if (INTEL_INFO(dev)->gen >= 4) {
4176 u32 temp = 0;
4177 if (is_sdvo) {
4178 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
4179 if (temp > 1)
4180 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4181 else
4182 temp = 0;
4183 }
4184 I915_WRITE(DPLL_MD(pipe), temp);
4185 } else {
4186 /* The pixel multiplier can only be updated once the
4187 * DPLL is enabled and the clocks are stable.
4188 *
4189 * So write it again.
4190 */
4191 I915_WRITE(DPLL(pipe), dpll);
4192 }
4193}
4194
4195static void i8xx_update_pll(struct drm_crtc *crtc,
4196 struct drm_display_mode *adjusted_mode,
4197 intel_clock_t *clock,
4198 int num_connectors)
4199{
4200 struct drm_device *dev = crtc->dev;
4201 struct drm_i915_private *dev_priv = dev->dev_private;
4202 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4203 int pipe = intel_crtc->pipe;
4204 u32 dpll;
4205
4206 dpll = DPLL_VGA_MODE_DIS;
4207
4208 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4209 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4210 } else {
4211 if (clock->p1 == 2)
4212 dpll |= PLL_P1_DIVIDE_BY_TWO;
4213 else
4214 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4215 if (clock->p2 == 4)
4216 dpll |= PLL_P2_DIVIDE_BY_4;
4217 }
4218
4219 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4220 /* XXX: just matching BIOS for now */
4221 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4222 dpll |= 3;
4223 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4224 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4225 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4226 else
4227 dpll |= PLL_REF_INPUT_DREFCLK;
4228
4229 dpll |= DPLL_VCO_ENABLE;
4230 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4231 POSTING_READ(DPLL(pipe));
4232 udelay(150);
4233
eb1cbe48
DV		 4234 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4235 * This is an exception to the general rule that mode_set doesn't turn
4236 * things on.
4237 */
4238 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4239 intel_update_lvds(crtc, clock, adjusted_mode);
4240
5b5896e4
DV		 4241 I915_WRITE(DPLL(pipe), dpll);
4242
4243 /* Wait for the clocks to stabilize. */
4244 POSTING_READ(DPLL(pipe));
4245 udelay(150);
4246
eb1cbe48
DV		 4247 /* The pixel multiplier can only be updated once the
4248 * DPLL is enabled and the clocks are stable.
4249 *
4250 * So write it again.
4251 */
4252 I915_WRITE(DPLL(pipe), dpll);
4253}
4254
f564048e
EA		 4255static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
4256 struct drm_display_mode *mode,
4257 struct drm_display_mode *adjusted_mode,
4258 int x, int y,
94352cf9 4259 struct drm_framebuffer *fb)
79e53945
JB		 4260{
4261 struct drm_device *dev = crtc->dev;
4262 struct drm_i915_private *dev_priv = dev->dev_private;
4263 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4264 int pipe = intel_crtc->pipe;
80824003 4265 int plane = intel_crtc->plane;
c751ce4f 4266 int refclk, num_connectors = 0;
652c393a 4267 intel_clock_t clock, reduced_clock;
eb1cbe48
DV		 4268 u32 dspcntr, pipeconf, vsyncshift;
4269 bool ok, has_reduced_clock = false, is_sdvo = false;
4270 bool is_lvds = false, is_tv = false, is_dp = false;
5eddb70b 4271 struct intel_encoder *encoder;
d4906093 4272 const intel_limit_t *limit;
5c3b82e2 4273 int ret;
79e53945 4274
6c2b7c12 4275 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4276 switch (encoder->type) {
79e53945
JB		 4277 case INTEL_OUTPUT_LVDS:
4278 is_lvds = true;
4279 break;
4280 case INTEL_OUTPUT_SDVO:
7d57382e 4281 case INTEL_OUTPUT_HDMI:
79e53945 4282 is_sdvo = true;
5eddb70b 4283 if (encoder->needs_tv_clock)
e2f0ba97 4284 is_tv = true;
79e53945 4285 break;
79e53945
JB		 4286 case INTEL_OUTPUT_TVOUT:
4287 is_tv = true;
4288 break;
a4fc5ed6
KP		 4289 case INTEL_OUTPUT_DISPLAYPORT:
4290 is_dp = true;
4291 break;
79e53945 4292 }
43565a06 4293
c751ce4f 4294 num_connectors++;
79e53945
JB		 4295 }
4296
c65d77d8 4297 refclk = i9xx_get_refclk(crtc, num_connectors);
79e53945 4298
d4906093
ML		 4299 /*
4300 * Returns a set of divisors for the desired target clock with the given
4301 * refclk, or FALSE. The returned values represent the clock equation:
4302 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4303 */
1b894b59 4304 limit = intel_limit(crtc, refclk);
cec2f356
SP		 4305 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4306 &clock);
79e53945
JB		 4307 if (!ok) {
4308 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4309 return -EINVAL;
79e53945
JB		 4310 }
4311
cda4b7d3 4312 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4313 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4314
ddc9003c 4315 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4316 /*
4317 * Ensure we match the reduced clock's P to the target clock.
4318 * If the clocks don't match, we can't switch the display clock
4319 * by using the FP0/FP1. In such case we will disable the LVDS
4320 * downclock feature.
4321 */
ddc9003c 4322 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 4323 dev_priv->lvds_downclock,
4324 refclk,
cec2f356 4325 &clock,
5eddb70b 4326 &reduced_clock);
7026d4ac
ZW		 4327 }
4328
c65d77d8
JB		 4329 if (is_sdvo && is_tv)
4330 i9xx_adjust_sdvo_tv_clock(adjusted_mode, &clock);
7026d4ac 4331
a7516a05
JB		 4332 i9xx_update_pll_dividers(crtc, &clock, has_reduced_clock ?
4333 &reduced_clock : NULL);
79e53945 4334
eb1cbe48
DV		 4335 if (IS_GEN2(dev))
4336 i8xx_update_pll(crtc, adjusted_mode, &clock, num_connectors);
a0c4da24
JB		 4337 else if (IS_VALLEYVIEW(dev))
4338 vlv_update_pll(crtc, mode,adjusted_mode, &clock, NULL,
4339 refclk, num_connectors);
79e53945 4340 else
eb1cbe48
DV		 4341 i9xx_update_pll(crtc, mode, adjusted_mode, &clock,
4342 has_reduced_clock ? &reduced_clock : NULL,
4343 num_connectors);
79e53945
JB		 4344
4345 /* setup pipeconf */
5eddb70b 4346 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 4347
4348 /* Set up the display plane register */
4349 dspcntr = DISPPLANE_GAMMA_ENABLE;
4350
929c77fb
EA		 4351 if (pipe == 0)
4352 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4353 else
4354 dspcntr |= DISPPLANE_SEL_PIPE_B;
79e53945 4355
a6c45cf0 4356 if (pipe == 0 && INTEL_INFO(dev)->gen < 4) {
79e53945
JB		 4357 /* Enable pixel doubling when the dot clock is > 90% of the (display)
4358 * core speed.
4359 *
4360 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
4361 * pipe == 0 check?
4362 */
e70236a8
JB		 4363 if (mode->clock >
4364 dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
5eddb70b 4365 pipeconf |= PIPECONF_DOUBLE_WIDE;
79e53945 4366 else
5eddb70b 4367 pipeconf &= ~PIPECONF_DOUBLE_WIDE;
79e53945
JB		 4368 }
4369
3b5c78a3
AJ		 4370 /* default to 8bpc */
4371 pipeconf &= ~(PIPECONF_BPP_MASK | PIPECONF_DITHER_EN);
4372 if (is_dp) {
0c96c65b 4373 if (adjusted_mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
3b5c78a3
AJ		 4374 pipeconf |= PIPECONF_BPP_6 |
4375 PIPECONF_DITHER_EN |
4376 PIPECONF_DITHER_TYPE_SP;
4377 }
4378 }
4379
28c97730 4380 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B');
79e53945
JB		 4381 drm_mode_debug_printmodeline(mode);
4382
a7516a05
JB		 4383 if (HAS_PIPE_CXSR(dev)) {
4384 if (intel_crtc->lowfreq_avail) {
28c97730 4385 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
652c393a 4386 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
a7516a05 4387 } else {
28c97730 4388 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
652c393a
JB		 4389 pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
4390 }
4391 }
4392
617cf884 4393 pipeconf &= ~PIPECONF_INTERLACE_MASK;
dbb02575
DV		 4394 if (!IS_GEN2(dev) &&
4395 adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
734b4157
KH		 4396 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
4397 /* the chip adds 2 halflines automatically */
734b4157 4398 adjusted_mode->crtc_vtotal -= 1;
734b4157 4399 adjusted_mode->crtc_vblank_end -= 1;
0529a0d9
DV		 4400 vsyncshift = adjusted_mode->crtc_hsync_start
4401 - adjusted_mode->crtc_htotal/2;
4402 } else {
617cf884 4403 pipeconf |= PIPECONF_PROGRESSIVE;
0529a0d9
DV		 4404 vsyncshift = 0;
4405 }
4406
4407 if (!IS_GEN3(dev))
4408 I915_WRITE(VSYNCSHIFT(pipe), vsyncshift);
734b4157 4409
5eddb70b
CW		 4410 I915_WRITE(HTOTAL(pipe),
4411 (adjusted_mode->crtc_hdisplay - 1) |
79e53945 4412 ((adjusted_mode->crtc_htotal - 1) << 16));
5eddb70b
CW		 4413 I915_WRITE(HBLANK(pipe),
4414 (adjusted_mode->crtc_hblank_start - 1) |
79e53945 4415 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5eddb70b
CW		 4416 I915_WRITE(HSYNC(pipe),
4417 (adjusted_mode->crtc_hsync_start - 1) |
79e53945 4418 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5eddb70b
CW		 4419
4420 I915_WRITE(VTOTAL(pipe),
4421 (adjusted_mode->crtc_vdisplay - 1) |
79e53945 4422 ((adjusted_mode->crtc_vtotal - 1) << 16));
5eddb70b
CW		 4423 I915_WRITE(VBLANK(pipe),
4424 (adjusted_mode->crtc_vblank_start - 1) |
79e53945 4425 ((adjusted_mode->crtc_vblank_end - 1) << 16));
5eddb70b
CW		 4426 I915_WRITE(VSYNC(pipe),
4427 (adjusted_mode->crtc_vsync_start - 1) |
79e53945 4428 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5eddb70b
CW		 4429
4430 /* pipesrc and dspsize control the size that is scaled from,
4431 * which should always be the user's requested size.
79e53945 4432 */
929c77fb
EA		 4433 I915_WRITE(DSPSIZE(plane),
4434 ((mode->vdisplay - 1) << 16) |
4435 (mode->hdisplay - 1));
4436 I915_WRITE(DSPPOS(plane), 0);
5eddb70b
CW		 4437 I915_WRITE(PIPESRC(pipe),
4438 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
2c07245f 4439
f564048e
EA		 4440 I915_WRITE(PIPECONF(pipe), pipeconf);
4441 POSTING_READ(PIPECONF(pipe));
929c77fb 4442 intel_enable_pipe(dev_priv, pipe, false);
f564048e
EA		 4443
4444 intel_wait_for_vblank(dev, pipe);
4445
f564048e
EA		 4446 I915_WRITE(DSPCNTR(plane), dspcntr);
4447 POSTING_READ(DSPCNTR(plane));
4448
94352cf9 4449 ret = intel_pipe_set_base(crtc, x, y, fb);
f564048e
EA		 4450
4451 intel_update_watermarks(dev);
4452
f564048e
EA		 4453 return ret;
4454}
4455
9fb526db
KP		 4456/*
4457 * Initialize reference clocks when the driver loads
4458 */
4459void ironlake_init_pch_refclk(struct drm_device *dev)
13d83a67
JB		 4460{
4461 struct drm_i915_private *dev_priv = dev->dev_private;
4462 struct drm_mode_config *mode_config = &dev->mode_config;
13d83a67 4463 struct intel_encoder *encoder;
13d83a67
JB		 4464 u32 temp;
4465 bool has_lvds = false;
199e5d79
KP		 4466 bool has_cpu_edp = false;
4467 bool has_pch_edp = false;
4468 bool has_panel = false;
99eb6a01
KP		 4469 bool has_ck505 = false;
4470 bool can_ssc = false;
13d83a67
JB		 4471
4472 /* We need to take the global config into account */
199e5d79
KP		 4473 list_for_each_entry(encoder, &mode_config->encoder_list,
4474 base.head) {
4475 switch (encoder->type) {
4476 case INTEL_OUTPUT_LVDS:
4477 has_panel = true;
4478 has_lvds = true;
4479 break;
4480 case INTEL_OUTPUT_EDP:
4481 has_panel = true;
4482 if (intel_encoder_is_pch_edp(&encoder->base))
4483 has_pch_edp = true;
4484 else
4485 has_cpu_edp = true;
4486 break;
13d83a67
JB		 4487 }
4488 }
4489
99eb6a01
KP		 4490 if (HAS_PCH_IBX(dev)) {
4491 has_ck505 = dev_priv->display_clock_mode;
4492 can_ssc = has_ck505;
4493 } else {
4494 has_ck505 = false;
4495 can_ssc = true;
4496 }
4497
4498 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
4499 has_panel, has_lvds, has_pch_edp, has_cpu_edp,
4500 has_ck505);
13d83a67
JB		 4501
4502 /* Ironlake: try to setup display ref clock before DPLL
4503 * enabling. This is only under driver's control after
4504 * PCH B stepping, previous chipset stepping should be
4505 * ignoring this setting.
4506 */
4507 temp = I915_READ(PCH_DREF_CONTROL);
4508 /* Always enable nonspread source */
4509 temp &= ~DREF_NONSPREAD_SOURCE_MASK;
13d83a67 4510
99eb6a01
KP		 4511 if (has_ck505)
4512 temp |= DREF_NONSPREAD_CK505_ENABLE;
4513 else
4514 temp |= DREF_NONSPREAD_SOURCE_ENABLE;
13d83a67 4515
199e5d79
KP		 4516 if (has_panel) {
4517 temp &= ~DREF_SSC_SOURCE_MASK;
4518 temp |= DREF_SSC_SOURCE_ENABLE;
13d83a67 4519
199e5d79 4520 /* SSC must be turned on before enabling the CPU output */
99eb6a01 4521 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4522 DRM_DEBUG_KMS("Using SSC on panel\n");
13d83a67 4523 temp |= DREF_SSC1_ENABLE;
e77166b5
DV		 4524 } else
4525 temp &= ~DREF_SSC1_ENABLE;
199e5d79
KP		 4526
4527 /* Get SSC going before enabling the outputs */
4528 I915_WRITE(PCH_DREF_CONTROL, temp);
4529 POSTING_READ(PCH_DREF_CONTROL);
4530 udelay(200);
4531
13d83a67
JB		 4532 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4533
4534 /* Enable CPU source on CPU attached eDP */
199e5d79 4535 if (has_cpu_edp) {
99eb6a01 4536 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4537 DRM_DEBUG_KMS("Using SSC on eDP\n");
13d83a67 4538 temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
199e5d79 4539 }
13d83a67
JB		 4540 else
4541 temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
199e5d79
KP		 4542 } else
4543 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4544
4545 I915_WRITE(PCH_DREF_CONTROL, temp);
4546 POSTING_READ(PCH_DREF_CONTROL);
4547 udelay(200);
4548 } else {
4549 DRM_DEBUG_KMS("Disabling SSC entirely\n");
4550
4551 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4552
4553 /* Turn off CPU output */
4554 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4555
4556 I915_WRITE(PCH_DREF_CONTROL, temp);
4557 POSTING_READ(PCH_DREF_CONTROL);
4558 udelay(200);
4559
4560 /* Turn off the SSC source */
4561 temp &= ~DREF_SSC_SOURCE_MASK;
4562 temp |= DREF_SSC_SOURCE_DISABLE;
4563
4564 /* Turn off SSC1 */
4565 temp &= ~ DREF_SSC1_ENABLE;
4566
13d83a67
JB		 4567 I915_WRITE(PCH_DREF_CONTROL, temp);
4568 POSTING_READ(PCH_DREF_CONTROL);
4569 udelay(200);
4570 }
4571}
4572
d9d444cb
JB		 4573static int ironlake_get_refclk(struct drm_crtc *crtc)
4574{
4575 struct drm_device *dev = crtc->dev;
4576 struct drm_i915_private *dev_priv = dev->dev_private;
4577 struct intel_encoder *encoder;
d9d444cb
JB		 4578 struct intel_encoder *edp_encoder = NULL;
4579 int num_connectors = 0;
4580 bool is_lvds = false;
4581
6c2b7c12 4582 for_each_encoder_on_crtc(dev, crtc, encoder) {
d9d444cb
JB		 4583 switch (encoder->type) {
4584 case INTEL_OUTPUT_LVDS:
4585 is_lvds = true;
4586 break;
4587 case INTEL_OUTPUT_EDP:
4588 edp_encoder = encoder;
4589 break;
4590 }
4591 num_connectors++;
4592 }
4593
4594 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
4595 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4596 dev_priv->lvds_ssc_freq);
4597 return dev_priv->lvds_ssc_freq * 1000;
4598 }
4599
4600 return 120000;
4601}
4602
c8203565
PZ		 4603static void ironlake_set_pipeconf(struct drm_crtc *crtc,
4604 struct drm_display_mode *adjusted_mode,
4605 bool dither)
4606{
4607 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
4608 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4609 int pipe = intel_crtc->pipe;
4610 uint32_t val;
4611
4612 val = I915_READ(PIPECONF(pipe));
4613
4614 val &= ~PIPE_BPC_MASK;
4615 switch (intel_crtc->bpp) {
4616 case 18:
4617 val |= PIPE_6BPC;
4618 break;
4619 case 24:
4620 val |= PIPE_8BPC;
4621 break;
4622 case 30:
4623 val |= PIPE_10BPC;
4624 break;
4625 case 36:
4626 val |= PIPE_12BPC;
4627 break;
4628 default:
4629 val |= PIPE_8BPC;
4630 break;
4631 }
4632
4633 val &= ~(PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_MASK);
4634 if (dither)
4635 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
4636
4637 val &= ~PIPECONF_INTERLACE_MASK;
4638 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
4639 val |= PIPECONF_INTERLACED_ILK;
4640 else
4641 val |= PIPECONF_PROGRESSIVE;
4642
4643 I915_WRITE(PIPECONF(pipe), val);
4644 POSTING_READ(PIPECONF(pipe));
4645}
4646
6591c6e4
PZ		 4647static bool ironlake_compute_clocks(struct drm_crtc *crtc,
4648 struct drm_display_mode *adjusted_mode,
4649 intel_clock_t *clock,
4650 bool *has_reduced_clock,
4651 intel_clock_t *reduced_clock)
4652{
4653 struct drm_device *dev = crtc->dev;
4654 struct drm_i915_private *dev_priv = dev->dev_private;
4655 struct intel_encoder *intel_encoder;
4656 int refclk;
4657 const intel_limit_t *limit;
4658 bool ret, is_sdvo = false, is_tv = false, is_lvds = false;
4659
4660 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
4661 switch (intel_encoder->type) {
4662 case INTEL_OUTPUT_LVDS:
4663 is_lvds = true;
4664 break;
4665 case INTEL_OUTPUT_SDVO:
4666 case INTEL_OUTPUT_HDMI:
4667 is_sdvo = true;
4668 if (intel_encoder->needs_tv_clock)
4669 is_tv = true;
4670 break;
4671 case INTEL_OUTPUT_TVOUT:
4672 is_tv = true;
4673 break;
4674 }
4675 }
4676
4677 refclk = ironlake_get_refclk(crtc);
4678
4679 /*
4680 * Returns a set of divisors for the desired target clock with the given
4681 * refclk, or FALSE. The returned values represent the clock equation:
4682 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4683 */
4684 limit = intel_limit(crtc, refclk);
4685 ret = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4686 clock);
4687 if (!ret)
4688 return false;
4689
4690 if (is_lvds && dev_priv->lvds_downclock_avail) {
4691 /*
4692 * Ensure we match the reduced clock's P to the target clock.
4693 * If the clocks don't match, we can't switch the display clock
4694 * by using the FP0/FP1. In such case we will disable the LVDS
4695 * downclock feature.
4696 */
4697 *has_reduced_clock = limit->find_pll(limit, crtc,
4698 dev_priv->lvds_downclock,
4699 refclk,
4700 clock,
4701 reduced_clock);
4702 }
4703
4704 if (is_sdvo && is_tv)
4705 i9xx_adjust_sdvo_tv_clock(adjusted_mode, clock);
4706
4707 return true;
4708}
4709
f564048e
EA		 4710static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
4711 struct drm_display_mode *mode,
4712 struct drm_display_mode *adjusted_mode,
4713 int x, int y,
94352cf9 4714 struct drm_framebuffer *fb)
79e53945
JB		 4715{
4716 struct drm_device *dev = crtc->dev;
4717 struct drm_i915_private *dev_priv = dev->dev_private;
4718 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4719 int pipe = intel_crtc->pipe;
80824003 4720 int plane = intel_crtc->plane;
6591c6e4 4721 int num_connectors = 0;
652c393a 4722 intel_clock_t clock, reduced_clock;
a1f9e77e 4723 u32 dpll, fp = 0, fp2 = 0;
a07d6787 4724 bool ok, has_reduced_clock = false, is_sdvo = false;
a4fc5ed6 4725 bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false;
e3aef172 4726 struct intel_encoder *encoder, *edp_encoder = NULL;
5c3b82e2 4727 int ret;
2c07245f 4728 struct fdi_m_n m_n = {0};
fae14981 4729 u32 temp;
5a354204
JB		 4730 int target_clock, pixel_multiplier, lane, link_bw, factor;
4731 unsigned int pipe_bpp;
4732 bool dither;
e3aef172 4733 bool is_cpu_edp = false, is_pch_edp = false;
79e53945 4734
6c2b7c12 4735 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4736 switch (encoder->type) {
79e53945
JB		 4737 case INTEL_OUTPUT_LVDS:
4738 is_lvds = true;
4739 break;
4740 case INTEL_OUTPUT_SDVO:
7d57382e 4741 case INTEL_OUTPUT_HDMI:
79e53945 4742 is_sdvo = true;
5eddb70b 4743 if (encoder->needs_tv_clock)
e2f0ba97 4744 is_tv = true;
79e53945 4745 break;
79e53945
JB		 4746 case INTEL_OUTPUT_TVOUT:
4747 is_tv = true;
4748 break;
4749 case INTEL_OUTPUT_ANALOG:
4750 is_crt = true;
4751 break;
a4fc5ed6
KP		 4752 case INTEL_OUTPUT_DISPLAYPORT:
4753 is_dp = true;
4754 break;
32f9d658 4755 case INTEL_OUTPUT_EDP:
e3aef172
JB		 4756 is_dp = true;
4757 if (intel_encoder_is_pch_edp(&encoder->base))
4758 is_pch_edp = true;
4759 else
4760 is_cpu_edp = true;
4761 edp_encoder = encoder;
32f9d658 4762 break;
79e53945 4763 }
43565a06 4764
c751ce4f 4765 num_connectors++;
79e53945
JB		 4766 }
4767
6591c6e4
PZ		 4768 ok = ironlake_compute_clocks(crtc, adjusted_mode, &clock,
4769 &has_reduced_clock, &reduced_clock);
79e53945
JB		 4770 if (!ok) {
4771 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4772 return -EINVAL;
79e53945
JB		 4773 }
4774
cda4b7d3 4775 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4776 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4777
2c07245f 4778 /* FDI link */
8febb297
EA		 4779 pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4780 lane = 0;
4781 /* CPU eDP doesn't require FDI link, so just set DP M/N
4782 according to current link config */
e3aef172 4783 if (is_cpu_edp) {
e3aef172 4784 intel_edp_link_config(edp_encoder, &lane, &link_bw);
8febb297 4785 } else {
8febb297
EA		 4786 /* FDI is a binary signal running at ~2.7GHz, encoding
4787 * each output octet as 10 bits. The actual frequency
4788 * is stored as a divider into a 100MHz clock, and the
4789 * mode pixel clock is stored in units of 1KHz.
4790 * Hence the bw of each lane in terms of the mode signal
4791 * is:
4792 */
4793 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
4794 }
58a27471 4795
94bf2ced
DV		 4796 /* [e]DP over FDI requires target mode clock instead of link clock. */
4797 if (edp_encoder)
4798 target_clock = intel_edp_target_clock(edp_encoder, mode);
4799 else if (is_dp)
4800 target_clock = mode->clock;
4801 else
4802 target_clock = adjusted_mode->clock;
4803
8febb297 4804 /* determine panel color depth */
0c96c65b
JN		 4805 dither = intel_choose_pipe_bpp_dither(crtc, fb, &pipe_bpp,
4806 adjusted_mode);
c8203565
PZ		 4807 if (is_lvds && dev_priv->lvds_dither)
4808 dither = true;
4809
4810 if (pipe_bpp != 18 && pipe_bpp != 24 && pipe_bpp != 30 &&
4811 pipe_bpp != 36) {
62ac41a6 4812 WARN(1, "intel_choose_pipe_bpp returned invalid value %d\n",
c8203565 4813 pipe_bpp);
5a354204 4814 pipe_bpp = 24;
8febb297 4815 }
5a354204 4816 intel_crtc->bpp = pipe_bpp;
5a354204 4817
8febb297
EA		 4818 if (!lane) {
4819 /*
4820 * Account for spread spectrum to avoid
4821 * oversubscribing the link. Max center spread
4822 * is 2.5%; use 5% for safety's sake.
4823 */
5a354204 4824 u32 bps = target_clock * intel_crtc->bpp * 21 / 20;
8febb297 4825 lane = bps / (link_bw * 8) + 1;
5eb08b69 4826 }
2c07245f 4827
8febb297
EA		 4828 intel_crtc->fdi_lanes = lane;
4829
4830 if (pixel_multiplier > 1)
4831 link_bw *= pixel_multiplier;
5a354204
JB		 4832 ironlake_compute_m_n(intel_crtc->bpp, lane, target_clock, link_bw,
4833 &m_n);
8febb297 4834
a07d6787
EA		 4835 fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
4836 if (has_reduced_clock)
4837 fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
4838 reduced_clock.m2;
79e53945 4839
c1858123 4840 /* Enable autotuning of the PLL clock (if permissible) */
8febb297
EA		 4841 factor = 21;
4842 if (is_lvds) {
4843 if ((intel_panel_use_ssc(dev_priv) &&
4844 dev_priv->lvds_ssc_freq == 100) ||
4845 (I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP)
4846 factor = 25;
4847 } else if (is_sdvo && is_tv)
4848 factor = 20;
c1858123 4849
cb0e0931 4850 if (clock.m < factor * clock.n)
8febb297 4851 fp |= FP_CB_TUNE;
2c07245f 4852
5eddb70b 4853 dpll = 0;
2c07245f 4854
a07d6787
EA		 4855 if (is_lvds)
4856 dpll |= DPLLB_MODE_LVDS;
4857 else
4858 dpll |= DPLLB_MODE_DAC_SERIAL;
4859 if (is_sdvo) {
4860 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4861 if (pixel_multiplier > 1) {
4862 dpll |= (pixel_multiplier - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
79e53945 4863 }
a07d6787
EA		 4864 dpll |= DPLL_DVO_HIGH_SPEED;
4865 }
e3aef172 4866 if (is_dp && !is_cpu_edp)
a07d6787 4867 dpll |= DPLL_DVO_HIGH_SPEED;
79e53945 4868
a07d6787
EA		 4869 /* compute bitmask from p1 value */
4870 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4871 /* also FPA1 */
4872 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4873
4874 switch (clock.p2) {
4875 case 5:
4876 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4877 break;
4878 case 7:
4879 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4880 break;
4881 case 10:
4882 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4883 break;
4884 case 14:
4885 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4886 break;
79e53945
JB		 4887 }
4888
43565a06
KH		 4889 if (is_sdvo && is_tv)
4890 dpll |= PLL_REF_INPUT_TVCLKINBC;
4891 else if (is_tv)
79e53945 4892 /* XXX: just matching BIOS for now */
43565a06 4893 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
79e53945 4894 dpll |= 3;
a7615030 4895 else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 4896 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 4897 else
4898 dpll |= PLL_REF_INPUT_DREFCLK;
4899
f7cb34d4 4900 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
79e53945
JB		 4901 drm_mode_debug_printmodeline(mode);
4902
9d82aa17
ED		 4903 /* CPU eDP is the only output that doesn't need a PCH PLL of its own on
4904 * pre-Haswell/LPT generation */
4905 if (HAS_PCH_LPT(dev)) {
4906 DRM_DEBUG_KMS("LPT detected: no PLL for pipe %d necessary\n",
4907 pipe);
4908 } else if (!is_cpu_edp) {
ee7b9f93 4909 struct intel_pch_pll *pll;
4b645f14 4910
ee7b9f93
JB		 4911 pll = intel_get_pch_pll(intel_crtc, dpll, fp);
4912 if (pll == NULL) {
4913 DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n",
4914 pipe);
4b645f14
JB		 4915 return -EINVAL;
4916 }
ee7b9f93
JB		 4917 } else
4918 intel_put_pch_pll(intel_crtc);
79e53945
JB		 4919
4920 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4921 * This is an exception to the general rule that mode_set doesn't turn
4922 * things on.
4923 */
4924 if (is_lvds) {
fae14981 4925 temp = I915_READ(PCH_LVDS);
5eddb70b 4926 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
7885d205
JB		 4927 if (HAS_PCH_CPT(dev)) {
4928 temp &= ~PORT_TRANS_SEL_MASK;
4b645f14 4929 temp |= PORT_TRANS_SEL_CPT(pipe);
7885d205
JB		 4930 } else {
4931 if (pipe == 1)
4932 temp |= LVDS_PIPEB_SELECT;
4933 else
4934 temp &= ~LVDS_PIPEB_SELECT;
4935 }
4b645f14 4936
a3e17eb8 4937 /* set the corresponsding LVDS_BORDER bit */
5eddb70b 4938 temp |= dev_priv->lvds_border_bits;
79e53945
JB		 4939 /* Set the B0-B3 data pairs corresponding to whether we're going to
4940 * set the DPLLs for dual-channel mode or not.
4941 */
4942 if (clock.p2 == 7)
5eddb70b 4943 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
79e53945 4944 else
5eddb70b 4945 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
79e53945
JB		 4946
4947 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
4948 * appropriately here, but we need to look more thoroughly into how
4949 * panels behave in the two modes.
4950 */
284d5df5 4951 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
aa9b500d 4952 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
284d5df5 4953 temp |= LVDS_HSYNC_POLARITY;
aa9b500d 4954 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
284d5df5 4955 temp |= LVDS_VSYNC_POLARITY;
fae14981 4956 I915_WRITE(PCH_LVDS, temp);
79e53945 4957 }
434ed097 4958
e3aef172 4959 if (is_dp && !is_cpu_edp) {
a4fc5ed6 4960 intel_dp_set_m_n(crtc, mode, adjusted_mode);
8febb297 4961 } else {
8db9d77b 4962 /* For non-DP output, clear any trans DP clock recovery setting.*/
9db4a9c7
JB		 4963 I915_WRITE(TRANSDATA_M1(pipe), 0);
4964 I915_WRITE(TRANSDATA_N1(pipe), 0);
4965 I915_WRITE(TRANSDPLINK_M1(pipe), 0);
4966 I915_WRITE(TRANSDPLINK_N1(pipe), 0);
8db9d77b 4967 }
79e53945 4968
ee7b9f93
JB		 4969 if (intel_crtc->pch_pll) {
4970 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
5eddb70b 4971
32f9d658 4972 /* Wait for the clocks to stabilize. */
ee7b9f93 4973 POSTING_READ(intel_crtc->pch_pll->pll_reg);
32f9d658
ZW		 4974 udelay(150);
4975
8febb297
EA		 4976 /* The pixel multiplier can only be updated once the
4977 * DPLL is enabled and the clocks are stable.
4978 *
4979 * So write it again.
4980 */
ee7b9f93 4981 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
79e53945 4982 }
79e53945 4983
5eddb70b 4984 intel_crtc->lowfreq_avail = false;
ee7b9f93 4985 if (intel_crtc->pch_pll) {
4b645f14 4986 if (is_lvds && has_reduced_clock && i915_powersave) {
ee7b9f93 4987 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp2);
4b645f14 4988 intel_crtc->lowfreq_avail = true;
4b645f14 4989 } else {
ee7b9f93 4990 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp);
652c393a
JB		 4991 }
4992 }
4993
734b4157 4994 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
734b4157 4995 /* the chip adds 2 halflines automatically */
734b4157 4996 adjusted_mode->crtc_vtotal -= 1;
734b4157 4997 adjusted_mode->crtc_vblank_end -= 1;
0529a0d9
DV		 4998 I915_WRITE(VSYNCSHIFT(pipe),
4999 adjusted_mode->crtc_hsync_start
5000 - adjusted_mode->crtc_htotal/2);
5001 } else {
0529a0d9
DV		 5002 I915_WRITE(VSYNCSHIFT(pipe), 0);
5003 }
734b4157 5004
5eddb70b
CW		 5005 I915_WRITE(HTOTAL(pipe),
5006 (adjusted_mode->crtc_hdisplay - 1) |
79e53945 5007 ((adjusted_mode->crtc_htotal - 1) << 16));
5eddb70b
CW		 5008 I915_WRITE(HBLANK(pipe),
5009 (adjusted_mode->crtc_hblank_start - 1) |
79e53945 5010 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5eddb70b
CW		 5011 I915_WRITE(HSYNC(pipe),
5012 (adjusted_mode->crtc_hsync_start - 1) |
79e53945 5013 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5eddb70b
CW		 5014
5015 I915_WRITE(VTOTAL(pipe),
5016 (adjusted_mode->crtc_vdisplay - 1) |
79e53945 5017 ((adjusted_mode->crtc_vtotal - 1) << 16));
5eddb70b
CW		 5018 I915_WRITE(VBLANK(pipe),
5019 (adjusted_mode->crtc_vblank_start - 1) |
79e53945 5020 ((adjusted_mode->crtc_vblank_end - 1) << 16));
5eddb70b
CW		 5021 I915_WRITE(VSYNC(pipe),
5022 (adjusted_mode->crtc_vsync_start - 1) |
79e53945 5023 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5eddb70b 5024
8febb297
EA		 5025 /* pipesrc controls the size that is scaled from, which should
5026 * always be the user's requested size.
79e53945 5027 */
5eddb70b
CW		 5028 I915_WRITE(PIPESRC(pipe),
5029 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
2c07245f 5030
8febb297
EA		 5031 I915_WRITE(PIPE_DATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m);
5032 I915_WRITE(PIPE_DATA_N1(pipe), m_n.gmch_n);
5033 I915_WRITE(PIPE_LINK_M1(pipe), m_n.link_m);
5034 I915_WRITE(PIPE_LINK_N1(pipe), m_n.link_n);
2c07245f 5035
e3aef172 5036 if (is_cpu_edp)
8febb297 5037 ironlake_set_pll_edp(crtc, adjusted_mode->clock);
2c07245f 5038
c8203565 5039 ironlake_set_pipeconf(crtc, adjusted_mode, dither);
79e53945 5040
9d0498a2 5041 intel_wait_for_vblank(dev, pipe);
79e53945 5042
a1f9e77e
PZ		 5043 /* Set up the display plane register */
5044 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE);
b24e7179 5045 POSTING_READ(DSPCNTR(plane));
79e53945 5046
94352cf9 5047 ret = intel_pipe_set_base(crtc, x, y, fb);
7662c8bd
SL		 5048
5049 intel_update_watermarks(dev);
5050
1f8eeabf
ED		 5051 intel_update_linetime_watermarks(dev, pipe, adjusted_mode);
5052
1f803ee5 5053 return ret;
79e53945
JB		 5054}
5055
f564048e
EA		 5056static int intel_crtc_mode_set(struct drm_crtc *crtc,
5057 struct drm_display_mode *mode,
5058 struct drm_display_mode *adjusted_mode,
5059 int x, int y,
94352cf9 5060 struct drm_framebuffer *fb)
f564048e
EA		 5061{
5062 struct drm_device *dev = crtc->dev;
5063 struct drm_i915_private *dev_priv = dev->dev_private;
0b701d27
EA		 5064 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5065 int pipe = intel_crtc->pipe;
f564048e
EA		 5066 int ret;
5067
0b701d27 5068 drm_vblank_pre_modeset(dev, pipe);
7662c8bd 5069
f564048e 5070 ret = dev_priv->display.crtc_mode_set(crtc, mode, adjusted_mode,
94352cf9 5071 x, y, fb);
79e53945 5072 drm_vblank_post_modeset(dev, pipe);
5c3b82e2 5073
1f803ee5 5074 return ret;
79e53945
JB		 5075}
5076
3a9627f4
WF		 5077static bool intel_eld_uptodate(struct drm_connector *connector,
5078 int reg_eldv, uint32_t bits_eldv,
5079 int reg_elda, uint32_t bits_elda,
5080 int reg_edid)
5081{
5082 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5083 uint8_t *eld = connector->eld;
5084 uint32_t i;
5085
5086 i = I915_READ(reg_eldv);
5087 i &= bits_eldv;
5088
5089 if (!eld[0])
5090 return !i;
5091
5092 if (!i)
5093 return false;
5094
5095 i = I915_READ(reg_elda);
5096 i &= ~bits_elda;
5097 I915_WRITE(reg_elda, i);
5098
5099 for (i = 0; i < eld[2]; i++)
5100 if (I915_READ(reg_edid) != *((uint32_t *)eld + i))
5101 return false;
5102
5103 return true;
5104}
5105
e0dac65e
WF		 5106static void g4x_write_eld(struct drm_connector *connector,
5107 struct drm_crtc *crtc)
5108{
5109 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5110 uint8_t *eld = connector->eld;
5111 uint32_t eldv;
5112 uint32_t len;
5113 uint32_t i;
5114
5115 i = I915_READ(G4X_AUD_VID_DID);
5116
5117 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
5118 eldv = G4X_ELDV_DEVCL_DEVBLC;
5119 else
5120 eldv = G4X_ELDV_DEVCTG;
5121
3a9627f4
WF		 5122 if (intel_eld_uptodate(connector,
5123 G4X_AUD_CNTL_ST, eldv,
5124 G4X_AUD_CNTL_ST, G4X_ELD_ADDR,
5125 G4X_HDMIW_HDMIEDID))
5126 return;
5127
e0dac65e
WF		 5128 i = I915_READ(G4X_AUD_CNTL_ST);
5129 i &= ~(eldv | G4X_ELD_ADDR);
5130 len = (i >> 9) & 0x1f; /* ELD buffer size */
5131 I915_WRITE(G4X_AUD_CNTL_ST, i);
5132
5133 if (!eld[0])
5134 return;
5135
5136 len = min_t(uint8_t, eld[2], len);
5137 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5138 for (i = 0; i < len; i++)
5139 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
5140
5141 i = I915_READ(G4X_AUD_CNTL_ST);
5142 i |= eldv;
5143 I915_WRITE(G4X_AUD_CNTL_ST, i);
5144}
5145
83358c85
WX		 5146static void haswell_write_eld(struct drm_connector *connector,
5147 struct drm_crtc *crtc)
5148{
5149 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5150 uint8_t *eld = connector->eld;
5151 struct drm_device *dev = crtc->dev;
5152 uint32_t eldv;
5153 uint32_t i;
5154 int len;
5155 int pipe = to_intel_crtc(crtc)->pipe;
5156 int tmp;
5157
5158 int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe);
5159 int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe);
5160 int aud_config = HSW_AUD_CFG(pipe);
5161 int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD;
5162
5163
5164 DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n");
5165
5166 /* Audio output enable */
5167 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
5168 tmp = I915_READ(aud_cntrl_st2);
5169 tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4));
5170 I915_WRITE(aud_cntrl_st2, tmp);
5171
5172 /* Wait for 1 vertical blank */
5173 intel_wait_for_vblank(dev, pipe);
5174
5175 /* Set ELD valid state */
5176 tmp = I915_READ(aud_cntrl_st2);
5177 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%8x\n", tmp);
5178 tmp |= (AUDIO_ELD_VALID_A << (pipe * 4));
5179 I915_WRITE(aud_cntrl_st2, tmp);
5180 tmp = I915_READ(aud_cntrl_st2);
5181 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%8x\n", tmp);
5182
5183 /* Enable HDMI mode */
5184 tmp = I915_READ(aud_config);
5185 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%8x\n", tmp);
5186 /* clear N_programing_enable and N_value_index */
5187 tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE);
5188 I915_WRITE(aud_config, tmp);
5189
5190 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
5191
5192 eldv = AUDIO_ELD_VALID_A << (pipe * 4);
5193
5194 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5195 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5196 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
5197 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5198 } else
5199 I915_WRITE(aud_config, 0);
5200
5201 if (intel_eld_uptodate(connector,
5202 aud_cntrl_st2, eldv,
5203 aud_cntl_st, IBX_ELD_ADDRESS,
5204 hdmiw_hdmiedid))
5205 return;
5206
5207 i = I915_READ(aud_cntrl_st2);
5208 i &= ~eldv;
5209 I915_WRITE(aud_cntrl_st2, i);
5210
5211 if (!eld[0])
5212 return;
5213
5214 i = I915_READ(aud_cntl_st);
5215 i &= ~IBX_ELD_ADDRESS;
5216 I915_WRITE(aud_cntl_st, i);
5217 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
5218 DRM_DEBUG_DRIVER("port num:%d\n", i);
5219
5220 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5221 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5222 for (i = 0; i < len; i++)
5223 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5224
5225 i = I915_READ(aud_cntrl_st2);
5226 i |= eldv;
5227 I915_WRITE(aud_cntrl_st2, i);
5228
5229}
5230
e0dac65e
WF		 5231static void ironlake_write_eld(struct drm_connector *connector,
5232 struct drm_crtc *crtc)
5233{
5234 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5235 uint8_t *eld = connector->eld;
5236 uint32_t eldv;
5237 uint32_t i;
5238 int len;
5239 int hdmiw_hdmiedid;
b6daa025 5240 int aud_config;
e0dac65e
WF		 5241 int aud_cntl_st;
5242 int aud_cntrl_st2;
9b138a83 5243 int pipe = to_intel_crtc(crtc)->pipe;
e0dac65e 5244
b3f33cbf 5245 if (HAS_PCH_IBX(connector->dev)) {
9b138a83
WX		 5246 hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe);
5247 aud_config = IBX_AUD_CFG(pipe);
5248 aud_cntl_st = IBX_AUD_CNTL_ST(pipe);
1202b4c6 5249 aud_cntrl_st2 = IBX_AUD_CNTL_ST2;
e0dac65e 5250 } else {
9b138a83
WX		 5251 hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe);
5252 aud_config = CPT_AUD_CFG(pipe);
5253 aud_cntl_st = CPT_AUD_CNTL_ST(pipe);
1202b4c6 5254 aud_cntrl_st2 = CPT_AUD_CNTRL_ST2;
e0dac65e
WF		 5255 }
5256
9b138a83 5257 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
e0dac65e
WF		 5258
5259 i = I915_READ(aud_cntl_st);
9b138a83 5260 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
e0dac65e
WF		 5261 if (!i) {
5262 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
5263 /* operate blindly on all ports */
1202b4c6
WF		 5264 eldv = IBX_ELD_VALIDB;
5265 eldv |= IBX_ELD_VALIDB << 4;
5266 eldv |= IBX_ELD_VALIDB << 8;
e0dac65e
WF		 5267 } else {
5268 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i);
1202b4c6 5269 eldv = IBX_ELD_VALIDB << ((i - 1) * 4);
e0dac65e
WF		 5270 }
5271
3a9627f4
WF		 5272 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5273 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5274 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
b6daa025
WF		 5275 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5276 } else
5277 I915_WRITE(aud_config, 0);
e0dac65e 5278
3a9627f4
WF		 5279 if (intel_eld_uptodate(connector,
5280 aud_cntrl_st2, eldv,
5281 aud_cntl_st, IBX_ELD_ADDRESS,
5282 hdmiw_hdmiedid))
5283 return;
5284
e0dac65e
WF		 5285 i = I915_READ(aud_cntrl_st2);
5286 i &= ~eldv;
5287 I915_WRITE(aud_cntrl_st2, i);
5288
5289 if (!eld[0])
5290 return;
5291
e0dac65e 5292 i = I915_READ(aud_cntl_st);
1202b4c6 5293 i &= ~IBX_ELD_ADDRESS;
e0dac65e
WF		 5294 I915_WRITE(aud_cntl_st, i);
5295
5296 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5297 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5298 for (i = 0; i < len; i++)
5299 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5300
5301 i = I915_READ(aud_cntrl_st2);
5302 i |= eldv;
5303 I915_WRITE(aud_cntrl_st2, i);
5304}
5305
5306void intel_write_eld(struct drm_encoder *encoder,
5307 struct drm_display_mode *mode)
5308{
5309 struct drm_crtc *crtc = encoder->crtc;
5310 struct drm_connector *connector;
5311 struct drm_device *dev = encoder->dev;
5312 struct drm_i915_private *dev_priv = dev->dev_private;
5313
5314 connector = drm_select_eld(encoder, mode);
5315 if (!connector)
5316 return;
5317
5318 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5319 connector->base.id,
5320 drm_get_connector_name(connector),
5321 connector->encoder->base.id,
5322 drm_get_encoder_name(connector->encoder));
5323
5324 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
5325
5326 if (dev_priv->display.write_eld)
5327 dev_priv->display.write_eld(connector, crtc);
5328}
5329
79e53945
JB		 5330/** Loads the palette/gamma unit for the CRTC with the prepared values */
5331void intel_crtc_load_lut(struct drm_crtc *crtc)
5332{
5333 struct drm_device *dev = crtc->dev;
5334 struct drm_i915_private *dev_priv = dev->dev_private;
5335 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9db4a9c7 5336 int palreg = PALETTE(intel_crtc->pipe);
79e53945
JB		 5337 int i;
5338
5339 /* The clocks have to be on to load the palette. */
aed3f09d 5340 if (!crtc->enabled || !intel_crtc->active)
79e53945
JB		 5341 return;
5342
f2b115e6 5343 /* use legacy palette for Ironlake */
bad720ff 5344 if (HAS_PCH_SPLIT(dev))
9db4a9c7 5345 palreg = LGC_PALETTE(intel_crtc->pipe);
2c07245f 5346
79e53945
JB		 5347 for (i = 0; i < 256; i++) {
5348 I915_WRITE(palreg + 4 * i,
5349 (intel_crtc->lut_r[i] << 16) |
5350 (intel_crtc->lut_g[i] << 8) |
5351 intel_crtc->lut_b[i]);
5352 }
5353}
5354
560b85bb
CW		 5355static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
5356{
5357 struct drm_device *dev = crtc->dev;
5358 struct drm_i915_private *dev_priv = dev->dev_private;
5359 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5360 bool visible = base != 0;
5361 u32 cntl;
5362
5363 if (intel_crtc->cursor_visible == visible)
5364 return;
5365
9db4a9c7 5366 cntl = I915_READ(_CURACNTR);
560b85bb
CW		 5367 if (visible) {
5368 /* On these chipsets we can only modify the base whilst
5369 * the cursor is disabled.
5370 */
9db4a9c7 5371 I915_WRITE(_CURABASE, base);
560b85bb
CW		 5372
5373 cntl &= ~(CURSOR_FORMAT_MASK);
5374 /* XXX width must be 64, stride 256 => 0x00 << 28 */
5375 cntl |= CURSOR_ENABLE |
5376 CURSOR_GAMMA_ENABLE |
5377 CURSOR_FORMAT_ARGB;
5378 } else
5379 cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE);
9db4a9c7 5380 I915_WRITE(_CURACNTR, cntl);
560b85bb
CW		 5381
5382 intel_crtc->cursor_visible = visible;
5383}
5384
5385static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
5386{
5387 struct drm_device *dev = crtc->dev;
5388 struct drm_i915_private *dev_priv = dev->dev_private;
5389 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5390 int pipe = intel_crtc->pipe;
5391 bool visible = base != 0;
5392
5393 if (intel_crtc->cursor_visible != visible) {
548f245b 5394 uint32_t cntl = I915_READ(CURCNTR(pipe));
560b85bb
CW		 5395 if (base) {
5396 cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT);
5397 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5398 cntl |= pipe << 28; /* Connect to correct pipe */
5399 } else {
5400 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5401 cntl |= CURSOR_MODE_DISABLE;
5402 }
9db4a9c7 5403 I915_WRITE(CURCNTR(pipe), cntl);
560b85bb
CW		 5404
5405 intel_crtc->cursor_visible = visible;
5406 }
5407 /* and commit changes on next vblank */
9db4a9c7 5408 I915_WRITE(CURBASE(pipe), base);
560b85bb
CW		 5409}
5410
65a21cd6
JB		 5411static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
5412{
5413 struct drm_device *dev = crtc->dev;
5414 struct drm_i915_private *dev_priv = dev->dev_private;
5415 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5416 int pipe = intel_crtc->pipe;
5417 bool visible = base != 0;
5418
5419 if (intel_crtc->cursor_visible != visible) {
5420 uint32_t cntl = I915_READ(CURCNTR_IVB(pipe));
5421 if (base) {
5422 cntl &= ~CURSOR_MODE;
5423 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5424 } else {
5425 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5426 cntl |= CURSOR_MODE_DISABLE;
5427 }
5428 I915_WRITE(CURCNTR_IVB(pipe), cntl);
5429
5430 intel_crtc->cursor_visible = visible;
5431 }
5432 /* and commit changes on next vblank */
5433 I915_WRITE(CURBASE_IVB(pipe), base);
5434}
5435
cda4b7d3 5436/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6b383a7f
CW		 5437static void intel_crtc_update_cursor(struct drm_crtc *crtc,
5438 bool on)
cda4b7d3
CW		 5439{
5440 struct drm_device *dev = crtc->dev;
5441 struct drm_i915_private *dev_priv = dev->dev_private;
5442 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5443 int pipe = intel_crtc->pipe;
5444 int x = intel_crtc->cursor_x;
5445 int y = intel_crtc->cursor_y;
560b85bb 5446 u32 base, pos;
cda4b7d3
CW		 5447 bool visible;
5448
5449 pos = 0;
5450
6b383a7f 5451 if (on && crtc->enabled && crtc->fb) {
cda4b7d3
CW		 5452 base = intel_crtc->cursor_addr;
5453 if (x > (int) crtc->fb->width)
5454 base = 0;
5455
5456 if (y > (int) crtc->fb->height)
5457 base = 0;
5458 } else
5459 base = 0;
5460
5461 if (x < 0) {
5462 if (x + intel_crtc->cursor_width < 0)
5463 base = 0;
5464
5465 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
5466 x = -x;
5467 }
5468 pos |= x << CURSOR_X_SHIFT;
5469
5470 if (y < 0) {
5471 if (y + intel_crtc->cursor_height < 0)
5472 base = 0;
5473
5474 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
5475 y = -y;
5476 }
5477 pos |= y << CURSOR_Y_SHIFT;
5478
5479 visible = base != 0;
560b85bb 5480 if (!visible && !intel_crtc->cursor_visible)
cda4b7d3
CW		 5481 return;
5482
0cd83aa9 5483 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {
65a21cd6
JB		 5484 I915_WRITE(CURPOS_IVB(pipe), pos);
5485 ivb_update_cursor(crtc, base);
5486 } else {
5487 I915_WRITE(CURPOS(pipe), pos);
5488 if (IS_845G(dev) || IS_I865G(dev))
5489 i845_update_cursor(crtc, base);
5490 else
5491 i9xx_update_cursor(crtc, base);
5492 }
cda4b7d3
CW		 5493}
5494
79e53945 5495static int intel_crtc_cursor_set(struct drm_crtc *crtc,
05394f39 5496 struct drm_file *file,
79e53945
JB		 5497 uint32_t handle,
5498 uint32_t width, uint32_t height)
5499{
5500 struct drm_device *dev = crtc->dev;
5501 struct drm_i915_private *dev_priv = dev->dev_private;
5502 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
05394f39 5503 struct drm_i915_gem_object *obj;
cda4b7d3 5504 uint32_t addr;
3f8bc370 5505 int ret;
79e53945 5506
79e53945
JB		 5507 /* if we want to turn off the cursor ignore width and height */
5508 if (!handle) {
28c97730 5509 DRM_DEBUG_KMS("cursor off\n");
3f8bc370 5510 addr = 0;
05394f39 5511 obj = NULL;
5004417d 5512 mutex_lock(&dev->struct_mutex);
3f8bc370 5513 goto finish;
79e53945
JB		 5514 }
5515
5516 /* Currently we only support 64x64 cursors */
5517 if (width != 64 || height != 64) {
5518 DRM_ERROR("we currently only support 64x64 cursors\n");
5519 return -EINVAL;
5520 }
5521
05394f39 5522 obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle));
c8725226 5523 if (&obj->base == NULL)
79e53945
JB		 5524 return -ENOENT;
5525
05394f39 5526 if (obj->base.size < width * height * 4) {
79e53945 5527 DRM_ERROR("buffer is to small\n");
34b8686e
DA		 5528 ret = -ENOMEM;
5529 goto fail;
79e53945
JB		 5530 }
5531
71acb5eb 5532 /* we only need to pin inside GTT if cursor is non-phy */
7f9872e0 5533 mutex_lock(&dev->struct_mutex);
b295d1b6 5534 if (!dev_priv->info->cursor_needs_physical) {
d9e86c0e
CW		 5535 if (obj->tiling_mode) {
5536 DRM_ERROR("cursor cannot be tiled\n");
5537 ret = -EINVAL;
5538 goto fail_locked;
5539 }
5540
2da3b9b9 5541 ret = i915_gem_object_pin_to_display_plane(obj, 0, NULL);
e7b526bb
CW		 5542 if (ret) {
5543 DRM_ERROR("failed to move cursor bo into the GTT\n");
2da3b9b9 5544 goto fail_locked;
e7b526bb
CW		 5545 }
5546
d9e86c0e
CW		 5547 ret = i915_gem_object_put_fence(obj);
5548 if (ret) {
2da3b9b9 5549 DRM_ERROR("failed to release fence for cursor");
d9e86c0e
CW		 5550 goto fail_unpin;
5551 }
5552
05394f39 5553 addr = obj->gtt_offset;
71acb5eb 5554 } else {
6eeefaf3 5555 int align = IS_I830(dev) ? 16 * 1024 : 256;
05394f39 5556 ret = i915_gem_attach_phys_object(dev, obj,
6eeefaf3
CW		 5557 (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1,
5558 align);
71acb5eb
DA		 5559 if (ret) {
5560 DRM_ERROR("failed to attach phys object\n");
7f9872e0 5561 goto fail_locked;
71acb5eb 5562 }
05394f39 5563 addr = obj->phys_obj->handle->busaddr;
3f8bc370
KH		 5564 }
5565
a6c45cf0 5566 if (IS_GEN2(dev))
14b60391
JB		 5567 I915_WRITE(CURSIZE, (height << 12) | width);
5568
3f8bc370 5569 finish:
3f8bc370 5570 if (intel_crtc->cursor_bo) {
b295d1b6 5571 if (dev_priv->info->cursor_needs_physical) {
05394f39 5572 if (intel_crtc->cursor_bo != obj)
71acb5eb
DA		 5573 i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo);
5574 } else
5575 i915_gem_object_unpin(intel_crtc->cursor_bo);
05394f39 5576 drm_gem_object_unreference(&intel_crtc->cursor_bo->base);
3f8bc370 5577 }
80824003 5578
7f9872e0 5579 mutex_unlock(&dev->struct_mutex);
3f8bc370
KH		 5580
5581 intel_crtc->cursor_addr = addr;
05394f39 5582 intel_crtc->cursor_bo = obj;
cda4b7d3
CW		 5583 intel_crtc->cursor_width = width;
5584 intel_crtc->cursor_height = height;
5585
6b383a7f 5586 intel_crtc_update_cursor(crtc, true);
3f8bc370 5587
79e53945 5588 return 0;
e7b526bb 5589fail_unpin:
05394f39 5590 i915_gem_object_unpin(obj);
7f9872e0 5591fail_locked:
34b8686e 5592 mutex_unlock(&dev->struct_mutex);
bc9025bd 5593fail:
05394f39 5594 drm_gem_object_unreference_unlocked(&obj->base);
34b8686e 5595 return ret;
79e53945
JB		 5596}
5597
5598static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
5599{
79e53945 5600 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 5601
cda4b7d3
CW		 5602 intel_crtc->cursor_x = x;
5603 intel_crtc->cursor_y = y;
652c393a 5604
6b383a7f 5605 intel_crtc_update_cursor(crtc, true);
79e53945
JB		 5606
5607 return 0;
5608}
5609
5610/** Sets the color ramps on behalf of RandR */
5611void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
5612 u16 blue, int regno)
5613{
5614 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5615
5616 intel_crtc->lut_r[regno] = red >> 8;
5617 intel_crtc->lut_g[regno] = green >> 8;
5618 intel_crtc->lut_b[regno] = blue >> 8;
5619}
5620
b8c00ac5
DA		 5621void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
5622 u16 *blue, int regno)
5623{
5624 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5625
5626 *red = intel_crtc->lut_r[regno] << 8;
5627 *green = intel_crtc->lut_g[regno] << 8;
5628 *blue = intel_crtc->lut_b[regno] << 8;
5629}
5630
79e53945 5631static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
7203425a 5632 u16 *blue, uint32_t start, uint32_t size)
79e53945 5633{
7203425a 5634 int end = (start + size > 256) ? 256 : start + size, i;
79e53945 5635 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 5636
7203425a 5637 for (i = start; i < end; i++) {
79e53945
JB		 5638 intel_crtc->lut_r[i] = red[i] >> 8;
5639 intel_crtc->lut_g[i] = green[i] >> 8;
5640 intel_crtc->lut_b[i] = blue[i] >> 8;
5641 }
5642
5643 intel_crtc_load_lut(crtc);
5644}
5645
5646/**
5647 * Get a pipe with a simple mode set on it for doing load-based monitor
5648 * detection.
5649 *
5650 * It will be up to the load-detect code to adjust the pipe as appropriate for
c751ce4f 5651 * its requirements. The pipe will be connected to no other encoders.
79e53945 5652 *
c751ce4f 5653 * Currently this code will only succeed if there is a pipe with no encoders
79e53945
JB		 5654 * configured for it. In the future, it could choose to temporarily disable
5655 * some outputs to free up a pipe for its use.
5656 *
5657 * \return crtc, or NULL if no pipes are available.
5658 */
5659
5660/* VESA 640x480x72Hz mode to set on the pipe */
5661static struct drm_display_mode load_detect_mode = {
5662 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
5663 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
5664};
5665
d2dff872
CW		 5666static struct drm_framebuffer *
5667intel_framebuffer_create(struct drm_device *dev,
308e5bcb 5668 struct drm_mode_fb_cmd2 *mode_cmd,
d2dff872
CW		 5669 struct drm_i915_gem_object *obj)
5670{
5671 struct intel_framebuffer *intel_fb;
5672 int ret;
5673
5674 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
5675 if (!intel_fb) {
5676 drm_gem_object_unreference_unlocked(&obj->base);
5677 return ERR_PTR(-ENOMEM);
5678 }
5679
5680 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
5681 if (ret) {
5682 drm_gem_object_unreference_unlocked(&obj->base);
5683 kfree(intel_fb);
5684 return ERR_PTR(ret);
5685 }
5686
5687 return &intel_fb->base;
5688}
5689
5690static u32
5691intel_framebuffer_pitch_for_width(int width, int bpp)
5692{
5693 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
5694 return ALIGN(pitch, 64);
5695}
5696
5697static u32
5698intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
5699{
5700 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
5701 return ALIGN(pitch * mode->vdisplay, PAGE_SIZE);
5702}
5703
5704static struct drm_framebuffer *
5705intel_framebuffer_create_for_mode(struct drm_device *dev,
5706 struct drm_display_mode *mode,
5707 int depth, int bpp)
5708{
5709 struct drm_i915_gem_object *obj;
308e5bcb 5710 struct drm_mode_fb_cmd2 mode_cmd;
d2dff872
CW		 5711
5712 obj = i915_gem_alloc_object(dev,
5713 intel_framebuffer_size_for_mode(mode, bpp));
5714 if (obj == NULL)
5715 return ERR_PTR(-ENOMEM);
5716
5717 mode_cmd.width = mode->hdisplay;
5718 mode_cmd.height = mode->vdisplay;
308e5bcb
JB		 5719 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
5720 bpp);
5ca0c34a 5721 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
d2dff872
CW		 5722
5723 return intel_framebuffer_create(dev, &mode_cmd, obj);
5724}
5725
5726static struct drm_framebuffer *
5727mode_fits_in_fbdev(struct drm_device *dev,
5728 struct drm_display_mode *mode)
5729{
5730 struct drm_i915_private *dev_priv = dev->dev_private;
5731 struct drm_i915_gem_object *obj;
5732 struct drm_framebuffer *fb;
5733
5734 if (dev_priv->fbdev == NULL)
5735 return NULL;
5736
5737 obj = dev_priv->fbdev->ifb.obj;
5738 if (obj == NULL)
5739 return NULL;
5740
5741 fb = &dev_priv->fbdev->ifb.base;
01f2c773
VS		 5742 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
5743 fb->bits_per_pixel))
d2dff872
CW		 5744 return NULL;
5745
01f2c773 5746 if (obj->base.size < mode->vdisplay * fb->pitches[0])
d2dff872
CW		 5747 return NULL;
5748
5749 return fb;
5750}
5751
d2434ab7 5752bool intel_get_load_detect_pipe(struct drm_connector *connector,
7173188d 5753 struct drm_display_mode *mode,
8261b191 5754 struct intel_load_detect_pipe *old)
79e53945
JB		 5755{
5756 struct intel_crtc *intel_crtc;
d2434ab7
DV		 5757 struct intel_encoder *intel_encoder =
5758 intel_attached_encoder(connector);
79e53945 5759 struct drm_crtc *possible_crtc;
4ef69c7a 5760 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 5761 struct drm_crtc *crtc = NULL;
5762 struct drm_device *dev = encoder->dev;
94352cf9 5763 struct drm_framebuffer *fb;
79e53945
JB		 5764 int i = -1;
5765
d2dff872
CW		 5766 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5767 connector->base.id, drm_get_connector_name(connector),
5768 encoder->base.id, drm_get_encoder_name(encoder));
5769
79e53945
JB		 5770 /*
5771 * Algorithm gets a little messy:
7a5e4805 5772 *
79e53945
JB		 5773 * - if the connector already has an assigned crtc, use it (but make
5774 * sure it's on first)
7a5e4805 5775 *
79e53945
JB		 5776 * - try to find the first unused crtc that can drive this connector,
5777 * and use that if we find one
79e53945
JB		 5778 */
5779
5780 /* See if we already have a CRTC for this connector */
5781 if (encoder->crtc) {
5782 crtc = encoder->crtc;
8261b191 5783
24218aac 5784 old->dpms_mode = connector->dpms;
8261b191
CW		 5785 old->load_detect_temp = false;
5786
5787 /* Make sure the crtc and connector are running */
24218aac
DV		 5788 if (connector->dpms != DRM_MODE_DPMS_ON)
5789 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8261b191 5790
7173188d 5791 return true;
79e53945
JB		 5792 }
5793
5794 /* Find an unused one (if possible) */
5795 list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) {
5796 i++;
5797 if (!(encoder->possible_crtcs & (1 << i)))
5798 continue;
5799 if (!possible_crtc->enabled) {
5800 crtc = possible_crtc;
5801 break;
5802 }
79e53945
JB		 5803 }
5804
5805 /*
5806 * If we didn't find an unused CRTC, don't use any.
5807 */
5808 if (!crtc) {
7173188d
CW		 5809 DRM_DEBUG_KMS("no pipe available for load-detect\n");
5810 return false;
79e53945
JB		 5811 }
5812
fc303101
DV		 5813 intel_encoder->new_crtc = to_intel_crtc(crtc);
5814 to_intel_connector(connector)->new_encoder = intel_encoder;
79e53945
JB		 5815
5816 intel_crtc = to_intel_crtc(crtc);
24218aac 5817 old->dpms_mode = connector->dpms;
8261b191 5818 old->load_detect_temp = true;
d2dff872 5819 old->release_fb = NULL;
79e53945 5820
6492711d
CW		 5821 if (!mode)
5822 mode = &load_detect_mode;
79e53945 5823
d2dff872
CW		 5824 /* We need a framebuffer large enough to accommodate all accesses
5825 * that the plane may generate whilst we perform load detection.
5826 * We can not rely on the fbcon either being present (we get called
5827 * during its initialisation to detect all boot displays, or it may
5828 * not even exist) or that it is large enough to satisfy the
5829 * requested mode.
5830 */
94352cf9
DV		 5831 fb = mode_fits_in_fbdev(dev, mode);
5832 if (fb == NULL) {
d2dff872 5833 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
94352cf9
DV		 5834 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
5835 old->release_fb = fb;
d2dff872
CW		 5836 } else
5837 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
94352cf9 5838 if (IS_ERR(fb)) {
d2dff872 5839 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
24218aac 5840 goto fail;
79e53945 5841 }
79e53945 5842
94352cf9 5843 if (!intel_set_mode(crtc, mode, 0, 0, fb)) {
6492711d 5844 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
d2dff872
CW		 5845 if (old->release_fb)
5846 old->release_fb->funcs->destroy(old->release_fb);
24218aac 5847 goto fail;
79e53945 5848 }
7173188d 5849
79e53945 5850 /* let the connector get through one full cycle before testing */
9d0498a2 5851 intel_wait_for_vblank(dev, intel_crtc->pipe);
79e53945 5852
7173188d 5853 return true;
24218aac
DV		 5854fail:
5855 connector->encoder = NULL;
5856 encoder->crtc = NULL;
24218aac 5857 return false;
79e53945
JB		 5858}
5859
d2434ab7 5860void intel_release_load_detect_pipe(struct drm_connector *connector,
8261b191 5861 struct intel_load_detect_pipe *old)
79e53945 5862{
d2434ab7
DV		 5863 struct intel_encoder *intel_encoder =
5864 intel_attached_encoder(connector);
4ef69c7a 5865 struct drm_encoder *encoder = &intel_encoder->base;
79e53945 5866
d2dff872
CW		 5867 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5868 connector->base.id, drm_get_connector_name(connector),
5869 encoder->base.id, drm_get_encoder_name(encoder));
5870
8261b191 5871 if (old->load_detect_temp) {
fc303101
DV		 5872 struct drm_crtc *crtc = encoder->crtc;
5873
5874 to_intel_connector(connector)->new_encoder = NULL;
5875 intel_encoder->new_crtc = NULL;
5876 intel_set_mode(crtc, NULL, 0, 0, NULL);
d2dff872
CW		 5877
5878 if (old->release_fb)
5879 old->release_fb->funcs->destroy(old->release_fb);
5880
0622a53c 5881 return;
79e53945
JB		 5882 }
5883
c751ce4f 5884 /* Switch crtc and encoder back off if necessary */
24218aac
DV		 5885 if (old->dpms_mode != DRM_MODE_DPMS_ON)
5886 connector->funcs->dpms(connector, old->dpms_mode);
79e53945
JB		 5887}
5888
5889/* Returns the clock of the currently programmed mode of the given pipe. */
5890static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc)
5891{
5892 struct drm_i915_private *dev_priv = dev->dev_private;
5893 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5894 int pipe = intel_crtc->pipe;
548f245b 5895 u32 dpll = I915_READ(DPLL(pipe));
79e53945
JB		 5896 u32 fp;
5897 intel_clock_t clock;
5898
5899 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
39adb7a5 5900 fp = I915_READ(FP0(pipe));
79e53945 5901 else
39adb7a5 5902 fp = I915_READ(FP1(pipe));
79e53945
JB		 5903
5904 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
f2b115e6
AJ		 5905 if (IS_PINEVIEW(dev)) {
5906 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
5907 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
2177832f
SL		 5908 } else {
5909 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
5910 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
5911 }
5912
a6c45cf0 5913 if (!IS_GEN2(dev)) {
f2b115e6
AJ		 5914 if (IS_PINEVIEW(dev))
5915 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
5916 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
2177832f
SL		 5917 else
5918 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
79e53945
JB		 5919 DPLL_FPA01_P1_POST_DIV_SHIFT);
5920
5921 switch (dpll & DPLL_MODE_MASK) {
5922 case DPLLB_MODE_DAC_SERIAL:
5923 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
5924 5 : 10;
5925 break;
5926 case DPLLB_MODE_LVDS:
5927 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
5928 7 : 14;
5929 break;
5930 default:
28c97730 5931 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
79e53945
JB		 5932 "mode\n", (int)(dpll & DPLL_MODE_MASK));
5933 return 0;
5934 }
5935
5936 /* XXX: Handle the 100Mhz refclk */
2177832f 5937 intel_clock(dev, 96000, &clock);
79e53945
JB		 5938 } else {
5939 bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN);
5940
5941 if (is_lvds) {
5942 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
5943 DPLL_FPA01_P1_POST_DIV_SHIFT);
5944 clock.p2 = 14;
5945
5946 if ((dpll & PLL_REF_INPUT_MASK) ==
5947 PLLB_REF_INPUT_SPREADSPECTRUMIN) {
5948 /* XXX: might not be 66MHz */
2177832f 5949 intel_clock(dev, 66000, &clock);
79e53945 5950 } else
2177832f 5951 intel_clock(dev, 48000, &clock);
79e53945
JB		 5952 } else {
5953 if (dpll & PLL_P1_DIVIDE_BY_TWO)
5954 clock.p1 = 2;
5955 else {
5956 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
5957 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
5958 }
5959 if (dpll & PLL_P2_DIVIDE_BY_4)
5960 clock.p2 = 4;
5961 else
5962 clock.p2 = 2;
5963
2177832f 5964 intel_clock(dev, 48000, &clock);
79e53945
JB		 5965 }
5966 }
5967
5968 /* XXX: It would be nice to validate the clocks, but we can't reuse
5969 * i830PllIsValid() because it relies on the xf86_config connector
5970 * configuration being accurate, which it isn't necessarily.
5971 */
5972
5973 return clock.dot;
5974}
5975
5976/** Returns the currently programmed mode of the given pipe. */
5977struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
5978 struct drm_crtc *crtc)
5979{
548f245b 5980 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 5981 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5982 int pipe = intel_crtc->pipe;
5983 struct drm_display_mode *mode;
548f245b
JB		 5984 int htot = I915_READ(HTOTAL(pipe));
5985 int hsync = I915_READ(HSYNC(pipe));
5986 int vtot = I915_READ(VTOTAL(pipe));
5987 int vsync = I915_READ(VSYNC(pipe));
79e53945
JB		 5988
5989 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
5990 if (!mode)
5991 return NULL;
5992
5993 mode->clock = intel_crtc_clock_get(dev, crtc);
5994 mode->hdisplay = (htot & 0xffff) + 1;
5995 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
5996 mode->hsync_start = (hsync & 0xffff) + 1;
5997 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
5998 mode->vdisplay = (vtot & 0xffff) + 1;
5999 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
6000 mode->vsync_start = (vsync & 0xffff) + 1;
6001 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
6002
6003 drm_mode_set_name(mode);
79e53945
JB		 6004
6005 return mode;
6006}
6007
3dec0095 6008static void intel_increase_pllclock(struct drm_crtc *crtc)
652c393a
JB		 6009{
6010 struct drm_device *dev = crtc->dev;
6011 drm_i915_private_t *dev_priv = dev->dev_private;
6012 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6013 int pipe = intel_crtc->pipe;
dbdc6479
JB		 6014 int dpll_reg = DPLL(pipe);
6015 int dpll;
652c393a 6016
bad720ff 6017 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6018 return;
6019
6020 if (!dev_priv->lvds_downclock_avail)
6021 return;
6022
dbdc6479 6023 dpll = I915_READ(dpll_reg);
652c393a 6024 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
44d98a61 6025 DRM_DEBUG_DRIVER("upclocking LVDS\n");
652c393a 6026
8ac5a6d5 6027 assert_panel_unlocked(dev_priv, pipe);
652c393a
JB		 6028
6029 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
6030 I915_WRITE(dpll_reg, dpll);
9d0498a2 6031 intel_wait_for_vblank(dev, pipe);
dbdc6479 6032
652c393a
JB		 6033 dpll = I915_READ(dpll_reg);
6034 if (dpll & DISPLAY_RATE_SELECT_FPA1)
44d98a61 6035 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
652c393a 6036 }
652c393a
JB		 6037}
6038
6039static void intel_decrease_pllclock(struct drm_crtc *crtc)
6040{
6041 struct drm_device *dev = crtc->dev;
6042 drm_i915_private_t *dev_priv = dev->dev_private;
6043 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
652c393a 6044
bad720ff 6045 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6046 return;
6047
6048 if (!dev_priv->lvds_downclock_avail)
6049 return;
6050
6051 /*
6052 * Since this is called by a timer, we should never get here in
6053 * the manual case.
6054 */
6055 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
dc257cf1
DV		 6056 int pipe = intel_crtc->pipe;
6057 int dpll_reg = DPLL(pipe);
6058 int dpll;
f6e5b160 6059
44d98a61 6060 DRM_DEBUG_DRIVER("downclocking LVDS\n");
652c393a 6061
8ac5a6d5 6062 assert_panel_unlocked(dev_priv, pipe);
652c393a 6063
dc257cf1 6064 dpll = I915_READ(dpll_reg);
652c393a
JB		 6065 dpll |= DISPLAY_RATE_SELECT_FPA1;
6066 I915_WRITE(dpll_reg, dpll);
9d0498a2 6067 intel_wait_for_vblank(dev, pipe);
652c393a
JB		 6068 dpll = I915_READ(dpll_reg);
6069 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
44d98a61 6070 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
652c393a
JB		 6071 }
6072
6073}
6074
f047e395
CW		 6075void intel_mark_busy(struct drm_device *dev)
6076{
f047e395
CW		 6077 i915_update_gfx_val(dev->dev_private);
6078}
6079
6080void intel_mark_idle(struct drm_device *dev)
652c393a 6081{
f047e395
CW		 6082}
6083
6084void intel_mark_fb_busy(struct drm_i915_gem_object *obj)
6085{
6086 struct drm_device *dev = obj->base.dev;
652c393a 6087 struct drm_crtc *crtc;
652c393a
JB		 6088
6089 if (!i915_powersave)
6090 return;
6091
652c393a 6092 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
652c393a
JB		 6093 if (!crtc->fb)
6094 continue;
6095
f047e395
CW		 6096 if (to_intel_framebuffer(crtc->fb)->obj == obj)
6097 intel_increase_pllclock(crtc);
652c393a 6098 }
652c393a
JB		 6099}
6100
f047e395 6101void intel_mark_fb_idle(struct drm_i915_gem_object *obj)
652c393a 6102{
f047e395
CW		 6103 struct drm_device *dev = obj->base.dev;
6104 struct drm_crtc *crtc;
652c393a 6105
f047e395 6106 if (!i915_powersave)
acb87dfb
CW		 6107 return;
6108
652c393a
JB		 6109 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
6110 if (!crtc->fb)
6111 continue;
6112
f047e395
CW		 6113 if (to_intel_framebuffer(crtc->fb)->obj == obj)
6114 intel_decrease_pllclock(crtc);
652c393a
JB		 6115 }
6116}
6117
79e53945
JB		 6118static void intel_crtc_destroy(struct drm_crtc *crtc)
6119{
6120 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
67e77c5a
DV		 6121 struct drm_device *dev = crtc->dev;
6122 struct intel_unpin_work *work;
6123 unsigned long flags;
6124
6125 spin_lock_irqsave(&dev->event_lock, flags);
6126 work = intel_crtc->unpin_work;
6127 intel_crtc->unpin_work = NULL;
6128 spin_unlock_irqrestore(&dev->event_lock, flags);
6129
6130 if (work) {
6131 cancel_work_sync(&work->work);
6132 kfree(work);
6133 }
79e53945
JB		 6134
6135 drm_crtc_cleanup(crtc);
67e77c5a 6136
79e53945
JB		 6137 kfree(intel_crtc);
6138}
6139
6b95a207
KH		 6140static void intel_unpin_work_fn(struct work_struct *__work)
6141{
6142 struct intel_unpin_work *work =
6143 container_of(__work, struct intel_unpin_work, work);
6144
6145 mutex_lock(&work->dev->struct_mutex);
1690e1eb 6146 intel_unpin_fb_obj(work->old_fb_obj);
05394f39
CW		 6147 drm_gem_object_unreference(&work->pending_flip_obj->base);
6148 drm_gem_object_unreference(&work->old_fb_obj->base);
d9e86c0e 6149
7782de3b 6150 intel_update_fbc(work->dev);
6b95a207
KH		 6151 mutex_unlock(&work->dev->struct_mutex);
6152 kfree(work);
6153}
6154
1afe3e9d 6155static void do_intel_finish_page_flip(struct drm_device *dev,
49b14a5c 6156 struct drm_crtc *crtc)
6b95a207
KH		 6157{
6158 drm_i915_private_t *dev_priv = dev->dev_private;
6b95a207
KH		 6159 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6160 struct intel_unpin_work *work;
05394f39 6161 struct drm_i915_gem_object *obj;
6b95a207 6162 struct drm_pending_vblank_event *e;
49b14a5c 6163 struct timeval tnow, tvbl;
6b95a207
KH		 6164 unsigned long flags;
6165
6166 /* Ignore early vblank irqs */
6167 if (intel_crtc == NULL)
6168 return;
6169
49b14a5c
MK		 6170 do_gettimeofday(&tnow);
6171
6b95a207
KH		 6172 spin_lock_irqsave(&dev->event_lock, flags);
6173 work = intel_crtc->unpin_work;
6174 if (work == NULL || !work->pending) {
6175 spin_unlock_irqrestore(&dev->event_lock, flags);
6176 return;
6177 }
6178
6179 intel_crtc->unpin_work = NULL;
6b95a207
KH		 6180
6181 if (work->event) {
6182 e = work->event;
49b14a5c 6183 e->event.sequence = drm_vblank_count_and_time(dev, intel_crtc->pipe, &tvbl);
0af7e4df
MK		 6184
6185 /* Called before vblank count and timestamps have
6186 * been updated for the vblank interval of flip
6187 * completion? Need to increment vblank count and
6188 * add one videorefresh duration to returned timestamp
49b14a5c
MK		 6189 * to account for this. We assume this happened if we
6190 * get called over 0.9 frame durations after the last
6191 * timestamped vblank.
6192 *
6193 * This calculation can not be used with vrefresh rates
6194 * below 5Hz (10Hz to be on the safe side) without
6195 * promoting to 64 integers.
0af7e4df 6196 */
49b14a5c
MK		 6197 if (10 * (timeval_to_ns(&tnow) - timeval_to_ns(&tvbl)) >
6198 9 * crtc->framedur_ns) {
0af7e4df 6199 e->event.sequence++;
49b14a5c
MK		 6200 tvbl = ns_to_timeval(timeval_to_ns(&tvbl) +
6201 crtc->framedur_ns);
0af7e4df
MK		 6202 }
6203
49b14a5c
MK		 6204 e->event.tv_sec = tvbl.tv_sec;
6205 e->event.tv_usec = tvbl.tv_usec;
0af7e4df 6206
6b95a207
KH		 6207 list_add_tail(&e->base.link,
6208 &e->base.file_priv->event_list);
6209 wake_up_interruptible(&e->base.file_priv->event_wait);
6210 }
6211
0af7e4df
MK		 6212 drm_vblank_put(dev, intel_crtc->pipe);
6213
6b95a207
KH		 6214 spin_unlock_irqrestore(&dev->event_lock, flags);
6215
05394f39 6216 obj = work->old_fb_obj;
d9e86c0e 6217
e59f2bac 6218 atomic_clear_mask(1 << intel_crtc->plane,
05394f39
CW		 6219 &obj->pending_flip.counter);
6220 if (atomic_read(&obj->pending_flip) == 0)
f787a5f5 6221 wake_up(&dev_priv->pending_flip_queue);
d9e86c0e 6222
6b95a207 6223 schedule_work(&work->work);
e5510fac
JB		 6224
6225 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
6b95a207
KH		 6226}
6227
1afe3e9d
JB		 6228void intel_finish_page_flip(struct drm_device *dev, int pipe)
6229{
6230 drm_i915_private_t *dev_priv = dev->dev_private;
6231 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
6232
49b14a5c 6233 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6234}
6235
6236void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
6237{
6238 drm_i915_private_t *dev_priv = dev->dev_private;
6239 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
6240
49b14a5c 6241 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6242}
6243
6b95a207
KH		 6244void intel_prepare_page_flip(struct drm_device *dev, int plane)
6245{
6246 drm_i915_private_t *dev_priv = dev->dev_private;
6247 struct intel_crtc *intel_crtc =
6248 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
6249 unsigned long flags;
6250
6251 spin_lock_irqsave(&dev->event_lock, flags);
de3f440f 6252 if (intel_crtc->unpin_work) {
4e5359cd
SF		 6253 if ((++intel_crtc->unpin_work->pending) > 1)
6254 DRM_ERROR("Prepared flip multiple times\n");
de3f440f
JB		 6255 } else {
6256 DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n");
6257 }
6b95a207
KH		 6258 spin_unlock_irqrestore(&dev->event_lock, flags);
6259}
6260
8c9f3aaf
JB		 6261static int intel_gen2_queue_flip(struct drm_device *dev,
6262 struct drm_crtc *crtc,
6263 struct drm_framebuffer *fb,
6264 struct drm_i915_gem_object *obj)
6265{
6266 struct drm_i915_private *dev_priv = dev->dev_private;
6267 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 6268 u32 flip_mask;
6d90c952 6269 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6270 int ret;
6271
6d90c952 6272 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6273 if (ret)
83d4092b 6274 goto err;
8c9f3aaf 6275
6d90c952 6276 ret = intel_ring_begin(ring, 6);
8c9f3aaf 6277 if (ret)
83d4092b 6278 goto err_unpin;
8c9f3aaf
JB		 6279
6280 /* Can't queue multiple flips, so wait for the previous
6281 * one to finish before executing the next.
6282 */
6283 if (intel_crtc->plane)
6284 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6285 else
6286 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 6287 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
6288 intel_ring_emit(ring, MI_NOOP);
6289 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6290 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6291 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 6292 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 6293 intel_ring_emit(ring, 0); /* aux display base address, unused */
6294 intel_ring_advance(ring);
83d4092b
CW		 6295 return 0;
6296
6297err_unpin:
6298 intel_unpin_fb_obj(obj);
6299err:
8c9f3aaf
JB		 6300 return ret;
6301}
6302
6303static int intel_gen3_queue_flip(struct drm_device *dev,
6304 struct drm_crtc *crtc,
6305 struct drm_framebuffer *fb,
6306 struct drm_i915_gem_object *obj)
6307{
6308 struct drm_i915_private *dev_priv = dev->dev_private;
6309 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 6310 u32 flip_mask;
6d90c952 6311 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6312 int ret;
6313
6d90c952 6314 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6315 if (ret)
83d4092b 6316 goto err;
8c9f3aaf 6317
6d90c952 6318 ret = intel_ring_begin(ring, 6);
8c9f3aaf 6319 if (ret)
83d4092b 6320 goto err_unpin;
8c9f3aaf
JB		 6321
6322 if (intel_crtc->plane)
6323 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6324 else
6325 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 6326 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
6327 intel_ring_emit(ring, MI_NOOP);
6328 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
6329 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6330 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 6331 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 6332 intel_ring_emit(ring, MI_NOOP);
6333
6334 intel_ring_advance(ring);
83d4092b
CW		 6335 return 0;
6336
6337err_unpin:
6338 intel_unpin_fb_obj(obj);
6339err:
8c9f3aaf
JB		 6340 return ret;
6341}
6342
6343static int intel_gen4_queue_flip(struct drm_device *dev,
6344 struct drm_crtc *crtc,
6345 struct drm_framebuffer *fb,
6346 struct drm_i915_gem_object *obj)
6347{
6348 struct drm_i915_private *dev_priv = dev->dev_private;
6349 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6350 uint32_t pf, pipesrc;
6d90c952 6351 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6352 int ret;
6353
6d90c952 6354 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6355 if (ret)
83d4092b 6356 goto err;
8c9f3aaf 6357
6d90c952 6358 ret = intel_ring_begin(ring, 4);
8c9f3aaf 6359 if (ret)
83d4092b 6360 goto err_unpin;
8c9f3aaf
JB		 6361
6362 /* i965+ uses the linear or tiled offsets from the
6363 * Display Registers (which do not change across a page-flip)
6364 * so we need only reprogram the base address.
6365 */
6d90c952
DV		 6366 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6367 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6368 intel_ring_emit(ring, fb->pitches[0]);
c2c75131
DV		 6369 intel_ring_emit(ring,
6370 (obj->gtt_offset + intel_crtc->dspaddr_offset) |
6371 obj->tiling_mode);
8c9f3aaf
JB		 6372
6373 /* XXX Enabling the panel-fitter across page-flip is so far
6374 * untested on non-native modes, so ignore it for now.
6375 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
6376 */
6377 pf = 0;
6378 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952
DV		 6379 intel_ring_emit(ring, pf | pipesrc);
6380 intel_ring_advance(ring);
83d4092b
CW		 6381 return 0;
6382
6383err_unpin:
6384 intel_unpin_fb_obj(obj);
6385err:
8c9f3aaf
JB		 6386 return ret;
6387}
6388
6389static int intel_gen6_queue_flip(struct drm_device *dev,
6390 struct drm_crtc *crtc,
6391 struct drm_framebuffer *fb,
6392 struct drm_i915_gem_object *obj)
6393{
6394 struct drm_i915_private *dev_priv = dev->dev_private;
6395 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6d90c952 6396 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6397 uint32_t pf, pipesrc;
6398 int ret;
6399
6d90c952 6400 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6401 if (ret)
83d4092b 6402 goto err;
8c9f3aaf 6403
6d90c952 6404 ret = intel_ring_begin(ring, 4);
8c9f3aaf 6405 if (ret)
83d4092b 6406 goto err_unpin;
8c9f3aaf 6407
6d90c952
DV		 6408 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6409 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6410 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
c2c75131 6411 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
8c9f3aaf 6412
dc257cf1
DV		 6413 /* Contrary to the suggestions in the documentation,
6414 * "Enable Panel Fitter" does not seem to be required when page
6415 * flipping with a non-native mode, and worse causes a normal
6416 * modeset to fail.
6417 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
6418 */
6419 pf = 0;
8c9f3aaf 6420 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952
DV		 6421 intel_ring_emit(ring, pf | pipesrc);
6422 intel_ring_advance(ring);
83d4092b
CW		 6423 return 0;
6424
6425err_unpin:
6426 intel_unpin_fb_obj(obj);
6427err:
8c9f3aaf
JB		 6428 return ret;
6429}
6430
7c9017e5
JB		 6431/*
6432 * On gen7 we currently use the blit ring because (in early silicon at least)
6433 * the render ring doesn't give us interrpts for page flip completion, which
6434 * means clients will hang after the first flip is queued. Fortunately the
6435 * blit ring generates interrupts properly, so use it instead.
6436 */
6437static int intel_gen7_queue_flip(struct drm_device *dev,
6438 struct drm_crtc *crtc,
6439 struct drm_framebuffer *fb,
6440 struct drm_i915_gem_object *obj)
6441{
6442 struct drm_i915_private *dev_priv = dev->dev_private;
6443 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6444 struct intel_ring_buffer *ring = &dev_priv->ring[BCS];
cb05d8de 6445 uint32_t plane_bit = 0;
7c9017e5
JB		 6446 int ret;
6447
6448 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
6449 if (ret)
83d4092b 6450 goto err;
7c9017e5 6451
cb05d8de
DV		 6452 switch(intel_crtc->plane) {
6453 case PLANE_A:
6454 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
6455 break;
6456 case PLANE_B:
6457 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
6458 break;
6459 case PLANE_C:
6460 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
6461 break;
6462 default:
6463 WARN_ONCE(1, "unknown plane in flip command\n");
6464 ret = -ENODEV;
ab3951eb 6465 goto err_unpin;
cb05d8de
DV		 6466 }
6467
7c9017e5
JB		 6468 ret = intel_ring_begin(ring, 4);
6469 if (ret)
83d4092b 6470 goto err_unpin;
7c9017e5 6471
cb05d8de 6472 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
01f2c773 6473 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
c2c75131 6474 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
7c9017e5
JB		 6475 intel_ring_emit(ring, (MI_NOOP));
6476 intel_ring_advance(ring);
83d4092b
CW		 6477 return 0;
6478
6479err_unpin:
6480 intel_unpin_fb_obj(obj);
6481err:
7c9017e5
JB		 6482 return ret;
6483}
6484
8c9f3aaf
JB		 6485static int intel_default_queue_flip(struct drm_device *dev,
6486 struct drm_crtc *crtc,
6487 struct drm_framebuffer *fb,
6488 struct drm_i915_gem_object *obj)
6489{
6490 return -ENODEV;
6491}
6492
6b95a207
KH		 6493static int intel_crtc_page_flip(struct drm_crtc *crtc,
6494 struct drm_framebuffer *fb,
6495 struct drm_pending_vblank_event *event)
6496{
6497 struct drm_device *dev = crtc->dev;
6498 struct drm_i915_private *dev_priv = dev->dev_private;
6499 struct intel_framebuffer *intel_fb;
05394f39 6500 struct drm_i915_gem_object *obj;
6b95a207
KH		 6501 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6502 struct intel_unpin_work *work;
8c9f3aaf 6503 unsigned long flags;
52e68630 6504 int ret;
6b95a207 6505
e6a595d2
VS		 6506 /* Can't change pixel format via MI display flips. */
6507 if (fb->pixel_format != crtc->fb->pixel_format)
6508 return -EINVAL;
6509
6510 /*
6511 * TILEOFF/LINOFF registers can't be changed via MI display flips.
6512 * Note that pitch changes could also affect these register.
6513 */
6514 if (INTEL_INFO(dev)->gen > 3 &&
6515 (fb->offsets[0] != crtc->fb->offsets[0] ||
6516 fb->pitches[0] != crtc->fb->pitches[0]))
6517 return -EINVAL;
6518
6b95a207
KH		 6519 work = kzalloc(sizeof *work, GFP_KERNEL);
6520 if (work == NULL)
6521 return -ENOMEM;
6522
6b95a207
KH		 6523 work->event = event;
6524 work->dev = crtc->dev;
6525 intel_fb = to_intel_framebuffer(crtc->fb);
b1b87f6b 6526 work->old_fb_obj = intel_fb->obj;
6b95a207
KH		 6527 INIT_WORK(&work->work, intel_unpin_work_fn);
6528
7317c75e
JB		 6529 ret = drm_vblank_get(dev, intel_crtc->pipe);
6530 if (ret)
6531 goto free_work;
6532
6b95a207
KH		 6533 /* We borrow the event spin lock for protecting unpin_work */
6534 spin_lock_irqsave(&dev->event_lock, flags);
6535 if (intel_crtc->unpin_work) {
6536 spin_unlock_irqrestore(&dev->event_lock, flags);
6537 kfree(work);
7317c75e 6538 drm_vblank_put(dev, intel_crtc->pipe);
468f0b44
CW		 6539
6540 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
6b95a207
KH		 6541 return -EBUSY;
6542 }
6543 intel_crtc->unpin_work = work;
6544 spin_unlock_irqrestore(&dev->event_lock, flags);
6545
6546 intel_fb = to_intel_framebuffer(fb);
6547 obj = intel_fb->obj;
6548
79158103
CW		 6549 ret = i915_mutex_lock_interruptible(dev);
6550 if (ret)
6551 goto cleanup;
6b95a207 6552
75dfca80 6553 /* Reference the objects for the scheduled work. */
05394f39
CW		 6554 drm_gem_object_reference(&work->old_fb_obj->base);
6555 drm_gem_object_reference(&obj->base);
6b95a207
KH		 6556
6557 crtc->fb = fb;
96b099fd 6558
e1f99ce6 6559 work->pending_flip_obj = obj;
e1f99ce6 6560
4e5359cd
SF		 6561 work->enable_stall_check = true;
6562
e1f99ce6
CW		 6563 /* Block clients from rendering to the new back buffer until
6564 * the flip occurs and the object is no longer visible.
6565 */
05394f39 6566 atomic_add(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
e1f99ce6 6567
8c9f3aaf
JB		 6568 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj);
6569 if (ret)
6570 goto cleanup_pending;
6b95a207 6571
7782de3b 6572 intel_disable_fbc(dev);
f047e395 6573 intel_mark_fb_busy(obj);
6b95a207
KH		 6574 mutex_unlock(&dev->struct_mutex);
6575
e5510fac
JB		 6576 trace_i915_flip_request(intel_crtc->plane, obj);
6577
6b95a207 6578 return 0;
96b099fd 6579
8c9f3aaf
JB		 6580cleanup_pending:
6581 atomic_sub(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
05394f39
CW		 6582 drm_gem_object_unreference(&work->old_fb_obj->base);
6583 drm_gem_object_unreference(&obj->base);
96b099fd
CW		 6584 mutex_unlock(&dev->struct_mutex);
6585
79158103 6586cleanup:
96b099fd
CW		 6587 spin_lock_irqsave(&dev->event_lock, flags);
6588 intel_crtc->unpin_work = NULL;
6589 spin_unlock_irqrestore(&dev->event_lock, flags);
6590
7317c75e
JB		 6591 drm_vblank_put(dev, intel_crtc->pipe);
6592free_work:
96b099fd
CW		 6593 kfree(work);
6594
6595 return ret;
6b95a207
KH		 6596}
6597
f6e5b160 6598static struct drm_crtc_helper_funcs intel_helper_funcs = {
f6e5b160
CW		 6599 .mode_set_base_atomic = intel_pipe_set_base_atomic,
6600 .load_lut = intel_crtc_load_lut,
976f8a20 6601 .disable = intel_crtc_noop,
f6e5b160
CW		 6602};
6603
6ed0f796 6604bool intel_encoder_check_is_cloned(struct intel_encoder *encoder)
47f1c6c9 6605{
6ed0f796
DV		 6606 struct intel_encoder *other_encoder;
6607 struct drm_crtc *crtc = &encoder->new_crtc->base;
47f1c6c9 6608
6ed0f796
DV		 6609 if (WARN_ON(!crtc))
6610 return false;
6611
6612 list_for_each_entry(other_encoder,
6613 &crtc->dev->mode_config.encoder_list,
6614 base.head) {
6615
6616 if (&other_encoder->new_crtc->base != crtc ||
6617 encoder == other_encoder)
6618 continue;
6619 else
6620 return true;
f47166d2
CW		 6621 }
6622
6ed0f796
DV		 6623 return false;
6624}
47f1c6c9 6625
50f56119
DV		 6626static bool intel_encoder_crtc_ok(struct drm_encoder *encoder,
6627 struct drm_crtc *crtc)
6628{
6629 struct drm_device *dev;
6630 struct drm_crtc *tmp;
6631 int crtc_mask = 1;
47f1c6c9 6632
50f56119 6633 WARN(!crtc, "checking null crtc?\n");
47f1c6c9 6634
50f56119 6635 dev = crtc->dev;
47f1c6c9 6636
50f56119
DV		 6637 list_for_each_entry(tmp, &dev->mode_config.crtc_list, head) {
6638 if (tmp == crtc)
6639 break;
6640 crtc_mask <<= 1;
6641 }
47f1c6c9 6642
50f56119
DV		 6643 if (encoder->possible_crtcs & crtc_mask)
6644 return true;
6645 return false;
47f1c6c9 6646}
79e53945 6647
9a935856
DV		 6648/**
6649 * intel_modeset_update_staged_output_state
6650 *
6651 * Updates the staged output configuration state, e.g. after we've read out the
6652 * current hw state.
6653 */
6654static void intel_modeset_update_staged_output_state(struct drm_device *dev)
f6e5b160 6655{
9a935856
DV		 6656 struct intel_encoder *encoder;
6657 struct intel_connector *connector;
f6e5b160 6658
9a935856
DV		 6659 list_for_each_entry(connector, &dev->mode_config.connector_list,
6660 base.head) {
6661 connector->new_encoder =
6662 to_intel_encoder(connector->base.encoder);
6663 }
f6e5b160 6664
9a935856
DV		 6665 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6666 base.head) {
6667 encoder->new_crtc =
6668 to_intel_crtc(encoder->base.crtc);
6669 }
f6e5b160
CW		 6670}
6671
9a935856
DV		 6672/**
6673 * intel_modeset_commit_output_state
6674 *
6675 * This function copies the stage display pipe configuration to the real one.
6676 */
6677static void intel_modeset_commit_output_state(struct drm_device *dev)
6678{
6679 struct intel_encoder *encoder;
6680 struct intel_connector *connector;
f6e5b160 6681
9a935856
DV		 6682 list_for_each_entry(connector, &dev->mode_config.connector_list,
6683 base.head) {
6684 connector->base.encoder = &connector->new_encoder->base;
6685 }
f6e5b160 6686
9a935856
DV		 6687 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6688 base.head) {
6689 encoder->base.crtc = &encoder->new_crtc->base;
6690 }
6691}
6692
7758a113
DV		 6693static struct drm_display_mode *
6694intel_modeset_adjusted_mode(struct drm_crtc *crtc,
6695 struct drm_display_mode *mode)
ee7b9f93 6696{
7758a113
DV		 6697 struct drm_device *dev = crtc->dev;
6698 struct drm_display_mode *adjusted_mode;
6699 struct drm_encoder_helper_funcs *encoder_funcs;
6700 struct intel_encoder *encoder;
ee7b9f93 6701
7758a113
DV		 6702 adjusted_mode = drm_mode_duplicate(dev, mode);
6703 if (!adjusted_mode)
6704 return ERR_PTR(-ENOMEM);
6705
6706 /* Pass our mode to the connectors and the CRTC to give them a chance to
6707 * adjust it according to limitations or connector properties, and also
6708 * a chance to reject the mode entirely.
6709 */
6710 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6711 base.head) {
6712
6713 if (&encoder->new_crtc->base != crtc)
6714 continue;
6715 encoder_funcs = encoder->base.helper_private;
6716 if (!(encoder_funcs->mode_fixup(&encoder->base, mode,
6717 adjusted_mode))) {
6718 DRM_DEBUG_KMS("Encoder fixup failed\n");
6719 goto fail;
6720 }
ee7b9f93
JB		 6721 }
6722
7758a113
DV		 6723 if (!(intel_crtc_mode_fixup(crtc, mode, adjusted_mode))) {
6724 DRM_DEBUG_KMS("CRTC fixup failed\n");
6725 goto fail;
ee7b9f93 6726 }
7758a113
DV		 6727 DRM_DEBUG_KMS("[CRTC:%d]\n", crtc->base.id);
6728
6729 return adjusted_mode;
6730fail:
6731 drm_mode_destroy(dev, adjusted_mode);
6732 return ERR_PTR(-EINVAL);
ee7b9f93
JB		 6733}
6734
e2e1ed41
DV		 6735/* Computes which crtcs are affected and sets the relevant bits in the mask. For
6736 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
6737static void
6738intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes,
6739 unsigned *prepare_pipes, unsigned *disable_pipes)
79e53945
JB		 6740{
6741 struct intel_crtc *intel_crtc;
e2e1ed41
DV		 6742 struct drm_device *dev = crtc->dev;
6743 struct intel_encoder *encoder;
6744 struct intel_connector *connector;
6745 struct drm_crtc *tmp_crtc;
79e53945 6746
e2e1ed41 6747 *disable_pipes = *modeset_pipes = *prepare_pipes = 0;
79e53945 6748
e2e1ed41
DV		 6749 /* Check which crtcs have changed outputs connected to them, these need
6750 * to be part of the prepare_pipes mask. We don't (yet) support global
6751 * modeset across multiple crtcs, so modeset_pipes will only have one
6752 * bit set at most. */
6753 list_for_each_entry(connector, &dev->mode_config.connector_list,
6754 base.head) {
6755 if (connector->base.encoder == &connector->new_encoder->base)
6756 continue;
79e53945 6757
e2e1ed41
DV		 6758 if (connector->base.encoder) {
6759 tmp_crtc = connector->base.encoder->crtc;
6760
6761 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
6762 }
6763
6764 if (connector->new_encoder)
6765 *prepare_pipes |=
6766 1 << connector->new_encoder->new_crtc->pipe;
79e53945
JB		 6767 }
6768
e2e1ed41
DV		 6769 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6770 base.head) {
6771 if (encoder->base.crtc == &encoder->new_crtc->base)
6772 continue;
6773
6774 if (encoder->base.crtc) {
6775 tmp_crtc = encoder->base.crtc;
6776
6777 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
6778 }
6779
6780 if (encoder->new_crtc)
6781 *prepare_pipes |= 1 << encoder->new_crtc->pipe;
80824003
JB		 6782 }
6783
e2e1ed41
DV		 6784 /* Check for any pipes that will be fully disabled ... */
6785 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
6786 base.head) {
6787 bool used = false;
22fd0fab 6788
e2e1ed41
DV		 6789 /* Don't try to disable disabled crtcs. */
6790 if (!intel_crtc->base.enabled)
6791 continue;
7e7d76c3 6792
e2e1ed41
DV		 6793 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6794 base.head) {
6795 if (encoder->new_crtc == intel_crtc)
6796 used = true;
6797 }
6798
6799 if (!used)
6800 *disable_pipes |= 1 << intel_crtc->pipe;
7e7d76c3
JB		 6801 }
6802
e2e1ed41
DV		 6803
6804 /* set_mode is also used to update properties on life display pipes. */
6805 intel_crtc = to_intel_crtc(crtc);
6806 if (crtc->enabled)
6807 *prepare_pipes |= 1 << intel_crtc->pipe;
6808
6809 /* We only support modeset on one single crtc, hence we need to do that
6810 * only for the passed in crtc iff we change anything else than just
6811 * disable crtcs.
6812 *
6813 * This is actually not true, to be fully compatible with the old crtc
6814 * helper we automatically disable _any_ output (i.e. doesn't need to be
6815 * connected to the crtc we're modesetting on) if it's disconnected.
6816 * Which is a rather nutty api (since changed the output configuration
6817 * without userspace's explicit request can lead to confusion), but
6818 * alas. Hence we currently need to modeset on all pipes we prepare. */
6819 if (*prepare_pipes)
6820 *modeset_pipes = *prepare_pipes;
6821
6822 /* ... and mask these out. */
6823 *modeset_pipes &= ~(*disable_pipes);
6824 *prepare_pipes &= ~(*disable_pipes);
6825}
6826
ea9d758d
DV		 6827static bool intel_crtc_in_use(struct drm_crtc *crtc)
6828{
6829 struct drm_encoder *encoder;
6830 struct drm_device *dev = crtc->dev;
6831
6832 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head)
6833 if (encoder->crtc == crtc)
6834 return true;
6835
6836 return false;
6837}
6838
6839static void
6840intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes)
6841{
6842 struct intel_encoder *intel_encoder;
6843 struct intel_crtc *intel_crtc;
6844 struct drm_connector *connector;
6845
6846 list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list,
6847 base.head) {
6848 if (!intel_encoder->base.crtc)
6849 continue;
6850
6851 intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
6852
6853 if (prepare_pipes & (1 << intel_crtc->pipe))
6854 intel_encoder->connectors_active = false;
6855 }
6856
6857 intel_modeset_commit_output_state(dev);
6858
6859 /* Update computed state. */
6860 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
6861 base.head) {
6862 intel_crtc->base.enabled = intel_crtc_in_use(&intel_crtc->base);
6863 }
6864
6865 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
6866 if (!connector->encoder || !connector->encoder->crtc)
6867 continue;
6868
6869 intel_crtc = to_intel_crtc(connector->encoder->crtc);
6870
6871 if (prepare_pipes & (1 << intel_crtc->pipe)) {
68d34720
DV		 6872 struct drm_property *dpms_property =
6873 dev->mode_config.dpms_property;
6874
ea9d758d 6875 connector->dpms = DRM_MODE_DPMS_ON;
68d34720
DV		 6876 drm_connector_property_set_value(connector,
6877 dpms_property,
6878 DRM_MODE_DPMS_ON);
ea9d758d
DV		 6879
6880 intel_encoder = to_intel_encoder(connector->encoder);
6881 intel_encoder->connectors_active = true;
6882 }
6883 }
6884
6885}
6886
25c5b266
DV		 6887#define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
6888 list_for_each_entry((intel_crtc), \
6889 &(dev)->mode_config.crtc_list, \
6890 base.head) \
6891 if (mask & (1 <<(intel_crtc)->pipe)) \
6892
b980514c 6893void
8af6cf88
DV		 6894intel_modeset_check_state(struct drm_device *dev)
6895{
6896 struct intel_crtc *crtc;
6897 struct intel_encoder *encoder;
6898 struct intel_connector *connector;
6899
6900 list_for_each_entry(connector, &dev->mode_config.connector_list,
6901 base.head) {
6902 /* This also checks the encoder/connector hw state with the
6903 * ->get_hw_state callbacks. */
6904 intel_connector_check_state(connector);
6905
6906 WARN(&connector->new_encoder->base != connector->base.encoder,
6907 "connector's staged encoder doesn't match current encoder\n");
6908 }
6909
6910 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6911 base.head) {
6912 bool enabled = false;
6913 bool active = false;
6914 enum pipe pipe, tracked_pipe;
6915
6916 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
6917 encoder->base.base.id,
6918 drm_get_encoder_name(&encoder->base));
6919
6920 WARN(&encoder->new_crtc->base != encoder->base.crtc,
6921 "encoder's stage crtc doesn't match current crtc\n");
6922 WARN(encoder->connectors_active && !encoder->base.crtc,
6923 "encoder's active_connectors set, but no crtc\n");
6924
6925 list_for_each_entry(connector, &dev->mode_config.connector_list,
6926 base.head) {
6927 if (connector->base.encoder != &encoder->base)
6928 continue;
6929 enabled = true;
6930 if (connector->base.dpms != DRM_MODE_DPMS_OFF)
6931 active = true;
6932 }
6933 WARN(!!encoder->base.crtc != enabled,
6934 "encoder's enabled state mismatch "
6935 "(expected %i, found %i)\n",
6936 !!encoder->base.crtc, enabled);
6937 WARN(active && !encoder->base.crtc,
6938 "active encoder with no crtc\n");
6939
6940 WARN(encoder->connectors_active != active,
6941 "encoder's computed active state doesn't match tracked active state "
6942 "(expected %i, found %i)\n", active, encoder->connectors_active);
6943
6944 active = encoder->get_hw_state(encoder, &pipe);
6945 WARN(active != encoder->connectors_active,
6946 "encoder's hw state doesn't match sw tracking "
6947 "(expected %i, found %i)\n",
6948 encoder->connectors_active, active);
6949
6950 if (!encoder->base.crtc)
6951 continue;
6952
6953 tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe;
6954 WARN(active && pipe != tracked_pipe,
6955 "active encoder's pipe doesn't match"
6956 "(expected %i, found %i)\n",
6957 tracked_pipe, pipe);
6958
6959 }
6960
6961 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
6962 base.head) {
6963 bool enabled = false;
6964 bool active = false;
6965
6966 DRM_DEBUG_KMS("[CRTC:%d]\n",
6967 crtc->base.base.id);
6968
6969 WARN(crtc->active && !crtc->base.enabled,
6970 "active crtc, but not enabled in sw tracking\n");
6971
6972 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
6973 base.head) {
6974 if (encoder->base.crtc != &crtc->base)
6975 continue;
6976 enabled = true;
6977 if (encoder->connectors_active)
6978 active = true;
6979 }
6980 WARN(active != crtc->active,
6981 "crtc's computed active state doesn't match tracked active state "
6982 "(expected %i, found %i)\n", active, crtc->active);
6983 WARN(enabled != crtc->base.enabled,
6984 "crtc's computed enabled state doesn't match tracked enabled state "
6985 "(expected %i, found %i)\n", enabled, crtc->base.enabled);
6986
6987 assert_pipe(dev->dev_private, crtc->pipe, crtc->active);
6988 }
6989}
6990
a6778b3c
DV		 6991bool intel_set_mode(struct drm_crtc *crtc,
6992 struct drm_display_mode *mode,
94352cf9 6993 int x, int y, struct drm_framebuffer *fb)
a6778b3c
DV		 6994{
6995 struct drm_device *dev = crtc->dev;
dbf2b54e 6996 drm_i915_private_t *dev_priv = dev->dev_private;
a6778b3c 6997 struct drm_display_mode *adjusted_mode, saved_mode, saved_hwmode;
a6778b3c 6998 struct drm_encoder_helper_funcs *encoder_funcs;
a6778b3c 6999 struct drm_encoder *encoder;
25c5b266
DV		 7000 struct intel_crtc *intel_crtc;
7001 unsigned disable_pipes, prepare_pipes, modeset_pipes;
a6778b3c
DV		 7002 bool ret = true;
7003
e2e1ed41 7004 intel_modeset_affected_pipes(crtc, &modeset_pipes,
25c5b266
DV		 7005 &prepare_pipes, &disable_pipes);
7006
7007 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
7008 modeset_pipes, prepare_pipes, disable_pipes);
e2e1ed41 7009
976f8a20
DV		 7010 for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc)
7011 intel_crtc_disable(&intel_crtc->base);
87f1faa6 7012
a6778b3c
DV		 7013 saved_hwmode = crtc->hwmode;
7014 saved_mode = crtc->mode;
a6778b3c 7015
25c5b266
DV		 7016 /* Hack: Because we don't (yet) support global modeset on multiple
7017 * crtcs, we don't keep track of the new mode for more than one crtc.
7018 * Hence simply check whether any bit is set in modeset_pipes in all the
7019 * pieces of code that are not yet converted to deal with mutliple crtcs
7020 * changing their mode at the same time. */
7021 adjusted_mode = NULL;
7022 if (modeset_pipes) {
7023 adjusted_mode = intel_modeset_adjusted_mode(crtc, mode);
7024 if (IS_ERR(adjusted_mode)) {
7025 return false;
7026 }
25c5b266 7027 }
a6778b3c 7028
ea9d758d
DV		 7029 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
7030 if (intel_crtc->base.enabled)
7031 dev_priv->display.crtc_disable(&intel_crtc->base);
7032 }
a6778b3c 7033
6c4c86f5
DV		 7034 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
7035 * to set it here already despite that we pass it down the callchain.
7036 */
7037 if (modeset_pipes)
25c5b266 7038 crtc->mode = *mode;
7758a113 7039
ea9d758d
DV		 7040 /* Only after disabling all output pipelines that will be changed can we
7041 * update the the output configuration. */
7042 intel_modeset_update_state(dev, prepare_pipes);
7043
a6778b3c
DV		 7044 /* Set up the DPLL and any encoders state that needs to adjust or depend
7045 * on the DPLL.
7046 */
25c5b266
DV		 7047 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
7048 ret = !intel_crtc_mode_set(&intel_crtc->base,
7049 mode, adjusted_mode,
7050 x, y, fb);
7051 if (!ret)
7052 goto done;
a6778b3c 7053
25c5b266 7054 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
a6778b3c 7055
25c5b266
DV		 7056 if (encoder->crtc != &intel_crtc->base)
7057 continue;
a6778b3c 7058
25c5b266
DV		 7059 DRM_DEBUG_KMS("[ENCODER:%d:%s] set [MODE:%d:%s]\n",
7060 encoder->base.id, drm_get_encoder_name(encoder),
7061 mode->base.id, mode->name);
7062 encoder_funcs = encoder->helper_private;
7063 encoder_funcs->mode_set(encoder, mode, adjusted_mode);
7064 }
a6778b3c
DV		 7065 }
7066
7067 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
25c5b266
DV		 7068 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc)
7069 dev_priv->display.crtc_enable(&intel_crtc->base);
a6778b3c 7070
25c5b266
DV		 7071 if (modeset_pipes) {
7072 /* Store real post-adjustment hardware mode. */
7073 crtc->hwmode = *adjusted_mode;
a6778b3c 7074
25c5b266
DV		 7075 /* Calculate and store various constants which
7076 * are later needed by vblank and swap-completion
7077 * timestamping. They are derived from true hwmode.
7078 */
7079 drm_calc_timestamping_constants(crtc);
7080 }
a6778b3c
DV		 7081
7082 /* FIXME: add subpixel order */
7083done:
7084 drm_mode_destroy(dev, adjusted_mode);
25c5b266 7085 if (!ret && crtc->enabled) {
a6778b3c
DV		 7086 crtc->hwmode = saved_hwmode;
7087 crtc->mode = saved_mode;
8af6cf88
DV		 7088 } else {
7089 intel_modeset_check_state(dev);
a6778b3c
DV		 7090 }
7091
7092 return ret;
7093}
7094
25c5b266
DV		 7095#undef for_each_intel_crtc_masked
7096
d9e55608
DV		 7097static void intel_set_config_free(struct intel_set_config *config)
7098{
7099 if (!config)
7100 return;
7101
1aa4b628
DV		 7102 kfree(config->save_connector_encoders);
7103 kfree(config->save_encoder_crtcs);
d9e55608
DV		 7104 kfree(config);
7105}
7106
85f9eb71
DV		 7107static int intel_set_config_save_state(struct drm_device *dev,
7108 struct intel_set_config *config)
7109{
85f9eb71
DV		 7110 struct drm_encoder *encoder;
7111 struct drm_connector *connector;
7112 int count;
7113
1aa4b628
DV		 7114 config->save_encoder_crtcs =
7115 kcalloc(dev->mode_config.num_encoder,
7116 sizeof(struct drm_crtc *), GFP_KERNEL);
7117 if (!config->save_encoder_crtcs)
85f9eb71
DV		 7118 return -ENOMEM;
7119
1aa4b628
DV		 7120 config->save_connector_encoders =
7121 kcalloc(dev->mode_config.num_connector,
7122 sizeof(struct drm_encoder *), GFP_KERNEL);
7123 if (!config->save_connector_encoders)
85f9eb71
DV		 7124 return -ENOMEM;
7125
7126 /* Copy data. Note that driver private data is not affected.
7127 * Should anything bad happen only the expected state is
7128 * restored, not the drivers personal bookkeeping.
7129 */
85f9eb71
DV		 7130 count = 0;
7131 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1aa4b628 7132 config->save_encoder_crtcs[count++] = encoder->crtc;
85f9eb71
DV		 7133 }
7134
7135 count = 0;
7136 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
1aa4b628 7137 config->save_connector_encoders[count++] = connector->encoder;
85f9eb71
DV		 7138 }
7139
7140 return 0;
7141}
7142
7143static void intel_set_config_restore_state(struct drm_device *dev,
7144 struct intel_set_config *config)
7145{
9a935856
DV		 7146 struct intel_encoder *encoder;
7147 struct intel_connector *connector;
85f9eb71
DV		 7148 int count;
7149
85f9eb71 7150 count = 0;
9a935856
DV		 7151 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7152 encoder->new_crtc =
7153 to_intel_crtc(config->save_encoder_crtcs[count++]);
85f9eb71
DV		 7154 }
7155
7156 count = 0;
9a935856
DV		 7157 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
7158 connector->new_encoder =
7159 to_intel_encoder(config->save_connector_encoders[count++]);
85f9eb71
DV		 7160 }
7161}
7162
5e2b584e
DV		 7163static void
7164intel_set_config_compute_mode_changes(struct drm_mode_set *set,
7165 struct intel_set_config *config)
7166{
7167
7168 /* We should be able to check here if the fb has the same properties
7169 * and then just flip_or_move it */
7170 if (set->crtc->fb != set->fb) {
7171 /* If we have no fb then treat it as a full mode set */
7172 if (set->crtc->fb == NULL) {
7173 DRM_DEBUG_KMS("crtc has no fb, full mode set\n");
7174 config->mode_changed = true;
7175 } else if (set->fb == NULL) {
7176 config->mode_changed = true;
7177 } else if (set->fb->depth != set->crtc->fb->depth) {
7178 config->mode_changed = true;
7179 } else if (set->fb->bits_per_pixel !=
7180 set->crtc->fb->bits_per_pixel) {
7181 config->mode_changed = true;
7182 } else
7183 config->fb_changed = true;
7184 }
7185
835c5873 7186 if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y))
5e2b584e
DV		 7187 config->fb_changed = true;
7188
7189 if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) {
7190 DRM_DEBUG_KMS("modes are different, full mode set\n");
7191 drm_mode_debug_printmodeline(&set->crtc->mode);
7192 drm_mode_debug_printmodeline(set->mode);
7193 config->mode_changed = true;
7194 }
7195}
7196
2e431051 7197static int
9a935856
DV		 7198intel_modeset_stage_output_state(struct drm_device *dev,
7199 struct drm_mode_set *set,
7200 struct intel_set_config *config)
50f56119 7201{
85f9eb71 7202 struct drm_crtc *new_crtc;
9a935856
DV		 7203 struct intel_connector *connector;
7204 struct intel_encoder *encoder;
2e431051 7205 int count, ro;
50f56119 7206
9a935856
DV		 7207 /* The upper layers ensure that we either disabl a crtc or have a list
7208 * of connectors. For paranoia, double-check this. */
7209 WARN_ON(!set->fb && (set->num_connectors != 0));
7210 WARN_ON(set->fb && (set->num_connectors == 0));
7211
50f56119 7212 count = 0;
9a935856
DV		 7213 list_for_each_entry(connector, &dev->mode_config.connector_list,
7214 base.head) {
7215 /* Otherwise traverse passed in connector list and get encoders
7216 * for them. */
50f56119 7217 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856
DV		 7218 if (set->connectors[ro] == &connector->base) {
7219 connector->new_encoder = connector->encoder;
50f56119
DV		 7220 break;
7221 }
7222 }
7223
9a935856
DV		 7224 /* If we disable the crtc, disable all its connectors. Also, if
7225 * the connector is on the changing crtc but not on the new
7226 * connector list, disable it. */
7227 if ((!set->fb || ro == set->num_connectors) &&
7228 connector->base.encoder &&
7229 connector->base.encoder->crtc == set->crtc) {
7230 connector->new_encoder = NULL;
7231
7232 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
7233 connector->base.base.id,
7234 drm_get_connector_name(&connector->base));
7235 }
7236
7237
7238 if (&connector->new_encoder->base != connector->base.encoder) {
50f56119 7239 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
5e2b584e 7240 config->mode_changed = true;
50f56119 7241 }
9a935856
DV		 7242
7243 /* Disable all disconnected encoders. */
7244 if (connector->base.status == connector_status_disconnected)
7245 connector->new_encoder = NULL;
50f56119 7246 }
9a935856 7247 /* connector->new_encoder is now updated for all connectors. */
50f56119 7248
9a935856 7249 /* Update crtc of enabled connectors. */
50f56119 7250 count = 0;
9a935856
DV		 7251 list_for_each_entry(connector, &dev->mode_config.connector_list,
7252 base.head) {
7253 if (!connector->new_encoder)
50f56119
DV		 7254 continue;
7255
9a935856 7256 new_crtc = connector->new_encoder->base.crtc;
50f56119
DV		 7257
7258 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856 7259 if (set->connectors[ro] == &connector->base)
50f56119
DV		 7260 new_crtc = set->crtc;
7261 }
7262
7263 /* Make sure the new CRTC will work with the encoder */
9a935856
DV		 7264 if (!intel_encoder_crtc_ok(&connector->new_encoder->base,
7265 new_crtc)) {
5e2b584e 7266 return -EINVAL;
50f56119 7267 }
9a935856
DV		 7268 connector->encoder->new_crtc = to_intel_crtc(new_crtc);
7269
7270 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
7271 connector->base.base.id,
7272 drm_get_connector_name(&connector->base),
7273 new_crtc->base.id);
7274 }
7275
7276 /* Check for any encoders that needs to be disabled. */
7277 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7278 base.head) {
7279 list_for_each_entry(connector,
7280 &dev->mode_config.connector_list,
7281 base.head) {
7282 if (connector->new_encoder == encoder) {
7283 WARN_ON(!connector->new_encoder->new_crtc);
7284
7285 goto next_encoder;
7286 }
7287 }
7288 encoder->new_crtc = NULL;
7289next_encoder:
7290 /* Only now check for crtc changes so we don't miss encoders
7291 * that will be disabled. */
7292 if (&encoder->new_crtc->base != encoder->base.crtc) {
50f56119 7293 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
5e2b584e 7294 config->mode_changed = true;
50f56119
DV		 7295 }
7296 }
9a935856 7297 /* Now we've also updated encoder->new_crtc for all encoders. */
50f56119 7298
2e431051
DV		 7299 return 0;
7300}
7301
7302static int intel_crtc_set_config(struct drm_mode_set *set)
7303{
7304 struct drm_device *dev;
2e431051
DV		 7305 struct drm_mode_set save_set;
7306 struct intel_set_config *config;
7307 int ret;
2e431051 7308
8d3e375e
DV		 7309 BUG_ON(!set);
7310 BUG_ON(!set->crtc);
7311 BUG_ON(!set->crtc->helper_private);
2e431051
DV		 7312
7313 if (!set->mode)
7314 set->fb = NULL;
7315
431e50f7
DV		 7316 /* The fb helper likes to play gross jokes with ->mode_set_config.
7317 * Unfortunately the crtc helper doesn't do much at all for this case,
7318 * so we have to cope with this madness until the fb helper is fixed up. */
7319 if (set->fb && set->num_connectors == 0)
7320 return 0;
7321
2e431051
DV		 7322 if (set->fb) {
7323 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
7324 set->crtc->base.id, set->fb->base.id,
7325 (int)set->num_connectors, set->x, set->y);
7326 } else {
7327 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id);
2e431051
DV		 7328 }
7329
7330 dev = set->crtc->dev;
7331
7332 ret = -ENOMEM;
7333 config = kzalloc(sizeof(*config), GFP_KERNEL);
7334 if (!config)
7335 goto out_config;
7336
7337 ret = intel_set_config_save_state(dev, config);
7338 if (ret)
7339 goto out_config;
7340
7341 save_set.crtc = set->crtc;
7342 save_set.mode = &set->crtc->mode;
7343 save_set.x = set->crtc->x;
7344 save_set.y = set->crtc->y;
7345 save_set.fb = set->crtc->fb;
7346
7347 /* Compute whether we need a full modeset, only an fb base update or no
7348 * change at all. In the future we might also check whether only the
7349 * mode changed, e.g. for LVDS where we only change the panel fitter in
7350 * such cases. */
7351 intel_set_config_compute_mode_changes(set, config);
7352
9a935856 7353 ret = intel_modeset_stage_output_state(dev, set, config);
2e431051
DV		 7354 if (ret)
7355 goto fail;
7356
5e2b584e 7357 if (config->mode_changed) {
87f1faa6 7358 if (set->mode) {
50f56119
DV		 7359 DRM_DEBUG_KMS("attempting to set mode from"
7360 " userspace\n");
7361 drm_mode_debug_printmodeline(set->mode);
87f1faa6
DV		 7362 }
7363
7364 if (!intel_set_mode(set->crtc, set->mode,
7365 set->x, set->y, set->fb)) {
7366 DRM_ERROR("failed to set mode on [CRTC:%d]\n",
7367 set->crtc->base.id);
7368 ret = -EINVAL;
7369 goto fail;
7370 }
5e2b584e 7371 } else if (config->fb_changed) {
4f660f49 7372 ret = intel_pipe_set_base(set->crtc,
94352cf9 7373 set->x, set->y, set->fb);
50f56119
DV		 7374 }
7375
d9e55608
DV		 7376 intel_set_config_free(config);
7377
50f56119
DV		 7378 return 0;
7379
7380fail:
85f9eb71 7381 intel_set_config_restore_state(dev, config);
50f56119
DV		 7382
7383 /* Try to restore the config */
5e2b584e 7384 if (config->mode_changed &&
a6778b3c
DV		 7385 !intel_set_mode(save_set.crtc, save_set.mode,
7386 save_set.x, save_set.y, save_set.fb))
50f56119
DV		 7387 DRM_ERROR("failed to restore config after modeset failure\n");
7388
d9e55608
DV		 7389out_config:
7390 intel_set_config_free(config);
50f56119
DV		 7391 return ret;
7392}
7393
f6e5b160 7394static const struct drm_crtc_funcs intel_crtc_funcs = {
f6e5b160
CW		 7395 .cursor_set = intel_crtc_cursor_set,
7396 .cursor_move = intel_crtc_cursor_move,
7397 .gamma_set = intel_crtc_gamma_set,
50f56119 7398 .set_config = intel_crtc_set_config,
f6e5b160
CW		 7399 .destroy = intel_crtc_destroy,
7400 .page_flip = intel_crtc_page_flip,
7401};
7402
ee7b9f93
JB		 7403static void intel_pch_pll_init(struct drm_device *dev)
7404{
7405 drm_i915_private_t *dev_priv = dev->dev_private;
7406 int i;
7407
7408 if (dev_priv->num_pch_pll == 0) {
7409 DRM_DEBUG_KMS("No PCH PLLs on this hardware, skipping initialisation\n");
7410 return;
7411 }
7412
7413 for (i = 0; i < dev_priv->num_pch_pll; i++) {
7414 dev_priv->pch_plls[i].pll_reg = _PCH_DPLL(i);
7415 dev_priv->pch_plls[i].fp0_reg = _PCH_FP0(i);
7416 dev_priv->pch_plls[i].fp1_reg = _PCH_FP1(i);
7417 }
7418}
7419
b358d0a6 7420static void intel_crtc_init(struct drm_device *dev, int pipe)
79e53945 7421{
22fd0fab 7422 drm_i915_private_t *dev_priv = dev->dev_private;
79e53945
JB		 7423 struct intel_crtc *intel_crtc;
7424 int i;
7425
7426 intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
7427 if (intel_crtc == NULL)
7428 return;
7429
7430 drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs);
7431
7432 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
79e53945
JB		 7433 for (i = 0; i < 256; i++) {
7434 intel_crtc->lut_r[i] = i;
7435 intel_crtc->lut_g[i] = i;
7436 intel_crtc->lut_b[i] = i;
7437 }
7438
80824003
JB		 7439 /* Swap pipes & planes for FBC on pre-965 */
7440 intel_crtc->pipe = pipe;
7441 intel_crtc->plane = pipe;
e2e767ab 7442 if (IS_MOBILE(dev) && IS_GEN3(dev)) {
28c97730 7443 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
e2e767ab 7444 intel_crtc->plane = !pipe;
80824003
JB		 7445 }
7446
22fd0fab
JB		 7447 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
7448 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
7449 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
7450 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
7451
5a354204 7452 intel_crtc->bpp = 24; /* default for pre-Ironlake */
7e7d76c3 7453
79e53945 7454 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
79e53945
JB		 7455}
7456
08d7b3d1 7457int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
05394f39 7458 struct drm_file *file)
08d7b3d1 7459{
08d7b3d1 7460 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
c05422d5
DV		 7461 struct drm_mode_object *drmmode_obj;
7462 struct intel_crtc *crtc;
08d7b3d1 7463
1cff8f6b
DV		 7464 if (!drm_core_check_feature(dev, DRIVER_MODESET))
7465 return -ENODEV;
08d7b3d1 7466
c05422d5
DV		 7467 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
7468 DRM_MODE_OBJECT_CRTC);
08d7b3d1 7469
c05422d5 7470 if (!drmmode_obj) {
08d7b3d1
CW		 7471 DRM_ERROR("no such CRTC id\n");
7472 return -EINVAL;
7473 }
7474
c05422d5
DV		 7475 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
7476 pipe_from_crtc_id->pipe = crtc->pipe;
08d7b3d1 7477
c05422d5 7478 return 0;
08d7b3d1
CW		 7479}
7480
66a9278e 7481static int intel_encoder_clones(struct intel_encoder *encoder)
79e53945 7482{
66a9278e
DV		 7483 struct drm_device *dev = encoder->base.dev;
7484 struct intel_encoder *source_encoder;
79e53945 7485 int index_mask = 0;
79e53945
JB		 7486 int entry = 0;
7487
66a9278e
DV		 7488 list_for_each_entry(source_encoder,
7489 &dev->mode_config.encoder_list, base.head) {
7490
7491 if (encoder == source_encoder)
79e53945 7492 index_mask |= (1 << entry);
66a9278e
DV		 7493
7494 /* Intel hw has only one MUX where enocoders could be cloned. */
7495 if (encoder->cloneable && source_encoder->cloneable)
7496 index_mask |= (1 << entry);
7497
79e53945
JB		 7498 entry++;
7499 }
4ef69c7a 7500
79e53945
JB		 7501 return index_mask;
7502}
7503
4d302442
CW		 7504static bool has_edp_a(struct drm_device *dev)
7505{
7506 struct drm_i915_private *dev_priv = dev->dev_private;
7507
7508 if (!IS_MOBILE(dev))
7509 return false;
7510
7511 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
7512 return false;
7513
7514 if (IS_GEN5(dev) &&
7515 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE))
7516 return false;
7517
7518 return true;
7519}
7520
79e53945
JB		 7521static void intel_setup_outputs(struct drm_device *dev)
7522{
725e30ad 7523 struct drm_i915_private *dev_priv = dev->dev_private;
4ef69c7a 7524 struct intel_encoder *encoder;
cb0953d7 7525 bool dpd_is_edp = false;
f3cfcba6 7526 bool has_lvds;
79e53945 7527
f3cfcba6 7528 has_lvds = intel_lvds_init(dev);
c5d1b51d
CW		 7529 if (!has_lvds && !HAS_PCH_SPLIT(dev)) {
7530 /* disable the panel fitter on everything but LVDS */
7531 I915_WRITE(PFIT_CONTROL, 0);
7532 }
79e53945 7533
bad720ff 7534 if (HAS_PCH_SPLIT(dev)) {
cb0953d7 7535 dpd_is_edp = intel_dpd_is_edp(dev);
30ad48b7 7536
4d302442 7537 if (has_edp_a(dev))
ab9d7c30 7538 intel_dp_init(dev, DP_A, PORT_A);
32f9d658 7539
cb0953d7 7540 if (dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
ab9d7c30 7541 intel_dp_init(dev, PCH_DP_D, PORT_D);
cb0953d7
AJ		 7542 }
7543
7544 intel_crt_init(dev);
7545
0e72a5b5
ED		 7546 if (IS_HASWELL(dev)) {
7547 int found;
7548
7549 /* Haswell uses DDI functions to detect digital outputs */
7550 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
7551 /* DDI A only supports eDP */
7552 if (found)
7553 intel_ddi_init(dev, PORT_A);
7554
7555 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
7556 * register */
7557 found = I915_READ(SFUSE_STRAP);
7558
7559 if (found & SFUSE_STRAP_DDIB_DETECTED)
7560 intel_ddi_init(dev, PORT_B);
7561 if (found & SFUSE_STRAP_DDIC_DETECTED)
7562 intel_ddi_init(dev, PORT_C);
7563 if (found & SFUSE_STRAP_DDID_DETECTED)
7564 intel_ddi_init(dev, PORT_D);
7565 } else if (HAS_PCH_SPLIT(dev)) {
cb0953d7
AJ		 7566 int found;
7567
30ad48b7 7568 if (I915_READ(HDMIB) & PORT_DETECTED) {
461ed3ca 7569 /* PCH SDVOB multiplex with HDMIB */
eef4eacb 7570 found = intel_sdvo_init(dev, PCH_SDVOB, true);
30ad48b7 7571 if (!found)
08d644ad 7572 intel_hdmi_init(dev, HDMIB, PORT_B);
5eb08b69 7573 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
ab9d7c30 7574 intel_dp_init(dev, PCH_DP_B, PORT_B);
30ad48b7
ZW		 7575 }
7576
7577 if (I915_READ(HDMIC) & PORT_DETECTED)
08d644ad 7578 intel_hdmi_init(dev, HDMIC, PORT_C);
30ad48b7 7579
b708a1d5 7580 if (!dpd_is_edp && I915_READ(HDMID) & PORT_DETECTED)
08d644ad 7581 intel_hdmi_init(dev, HDMID, PORT_D);
30ad48b7 7582
5eb08b69 7583 if (I915_READ(PCH_DP_C) & DP_DETECTED)
ab9d7c30 7584 intel_dp_init(dev, PCH_DP_C, PORT_C);
5eb08b69 7585
cb0953d7 7586 if (!dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
ab9d7c30 7587 intel_dp_init(dev, PCH_DP_D, PORT_D);
4a87d65d
JB		 7588 } else if (IS_VALLEYVIEW(dev)) {
7589 int found;
7590
7591 if (I915_READ(SDVOB) & PORT_DETECTED) {
7592 /* SDVOB multiplex with HDMIB */
7593 found = intel_sdvo_init(dev, SDVOB, true);
7594 if (!found)
08d644ad 7595 intel_hdmi_init(dev, SDVOB, PORT_B);
4a87d65d 7596 if (!found && (I915_READ(DP_B) & DP_DETECTED))
ab9d7c30 7597 intel_dp_init(dev, DP_B, PORT_B);
4a87d65d
JB		 7598 }
7599
7600 if (I915_READ(SDVOC) & PORT_DETECTED)
08d644ad 7601 intel_hdmi_init(dev, SDVOC, PORT_C);
5eb08b69 7602
4a87d65d
JB		 7603 /* Shares lanes with HDMI on SDVOC */
7604 if (I915_READ(DP_C) & DP_DETECTED)
ab9d7c30 7605 intel_dp_init(dev, DP_C, PORT_C);
103a196f 7606 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
27185ae1 7607 bool found = false;
7d57382e 7608
725e30ad 7609 if (I915_READ(SDVOB) & SDVO_DETECTED) {
b01f2c3a 7610 DRM_DEBUG_KMS("probing SDVOB\n");
eef4eacb 7611 found = intel_sdvo_init(dev, SDVOB, true);
b01f2c3a
JB		 7612 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
7613 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
08d644ad 7614 intel_hdmi_init(dev, SDVOB, PORT_B);
b01f2c3a 7615 }
27185ae1 7616
b01f2c3a
JB		 7617 if (!found && SUPPORTS_INTEGRATED_DP(dev)) {
7618 DRM_DEBUG_KMS("probing DP_B\n");
ab9d7c30 7619 intel_dp_init(dev, DP_B, PORT_B);
b01f2c3a 7620 }
725e30ad 7621 }
13520b05
KH		 7622
7623 /* Before G4X SDVOC doesn't have its own detect register */
13520b05 7624
b01f2c3a
JB		 7625 if (I915_READ(SDVOB) & SDVO_DETECTED) {
7626 DRM_DEBUG_KMS("probing SDVOC\n");
eef4eacb 7627 found = intel_sdvo_init(dev, SDVOC, false);
b01f2c3a 7628 }
27185ae1
ML		 7629
7630 if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) {
7631
b01f2c3a
JB		 7632 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
7633 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
08d644ad 7634 intel_hdmi_init(dev, SDVOC, PORT_C);
b01f2c3a
JB		 7635 }
7636 if (SUPPORTS_INTEGRATED_DP(dev)) {
7637 DRM_DEBUG_KMS("probing DP_C\n");
ab9d7c30 7638 intel_dp_init(dev, DP_C, PORT_C);
b01f2c3a 7639 }
725e30ad 7640 }
27185ae1 7641
b01f2c3a
JB		 7642 if (SUPPORTS_INTEGRATED_DP(dev) &&
7643 (I915_READ(DP_D) & DP_DETECTED)) {
7644 DRM_DEBUG_KMS("probing DP_D\n");
ab9d7c30 7645 intel_dp_init(dev, DP_D, PORT_D);
b01f2c3a 7646 }
bad720ff 7647 } else if (IS_GEN2(dev))
79e53945
JB		 7648 intel_dvo_init(dev);
7649
103a196f 7650 if (SUPPORTS_TV(dev))
79e53945
JB		 7651 intel_tv_init(dev);
7652
4ef69c7a
CW		 7653 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7654 encoder->base.possible_crtcs = encoder->crtc_mask;
7655 encoder->base.possible_clones =
66a9278e 7656 intel_encoder_clones(encoder);
79e53945 7657 }
47356eb6 7658
40579abe 7659 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
9fb526db 7660 ironlake_init_pch_refclk(dev);
79e53945
JB		 7661}
7662
7663static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
7664{
7665 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
79e53945
JB		 7666
7667 drm_framebuffer_cleanup(fb);
05394f39 7668 drm_gem_object_unreference_unlocked(&intel_fb->obj->base);
79e53945
JB		 7669
7670 kfree(intel_fb);
7671}
7672
7673static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
05394f39 7674 struct drm_file *file,
79e53945
JB		 7675 unsigned int *handle)
7676{
7677 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 7678 struct drm_i915_gem_object *obj = intel_fb->obj;
79e53945 7679
05394f39 7680 return drm_gem_handle_create(file, &obj->base, handle);
79e53945
JB		 7681}
7682
7683static const struct drm_framebuffer_funcs intel_fb_funcs = {
7684 .destroy = intel_user_framebuffer_destroy,
7685 .create_handle = intel_user_framebuffer_create_handle,
7686};
7687
38651674
DA		 7688int intel_framebuffer_init(struct drm_device *dev,
7689 struct intel_framebuffer *intel_fb,
308e5bcb 7690 struct drm_mode_fb_cmd2 *mode_cmd,
05394f39 7691 struct drm_i915_gem_object *obj)
79e53945 7692{
79e53945
JB		 7693 int ret;
7694
05394f39 7695 if (obj->tiling_mode == I915_TILING_Y)
57cd6508
CW		 7696 return -EINVAL;
7697
308e5bcb 7698 if (mode_cmd->pitches[0] & 63)
57cd6508
CW		 7699 return -EINVAL;
7700
308e5bcb 7701 switch (mode_cmd->pixel_format) {
04b3924d
VS		 7702 case DRM_FORMAT_RGB332:
7703 case DRM_FORMAT_RGB565:
7704 case DRM_FORMAT_XRGB8888:
b250da79 7705 case DRM_FORMAT_XBGR8888:
04b3924d
VS		 7706 case DRM_FORMAT_ARGB8888:
7707 case DRM_FORMAT_XRGB2101010:
7708 case DRM_FORMAT_ARGB2101010:
308e5bcb 7709 /* RGB formats are common across chipsets */
b5626747 7710 break;
04b3924d
VS		 7711 case DRM_FORMAT_YUYV:
7712 case DRM_FORMAT_UYVY:
7713 case DRM_FORMAT_YVYU:
7714 case DRM_FORMAT_VYUY:
57cd6508
CW		 7715 break;
7716 default:
aca25848
ED		 7717 DRM_DEBUG_KMS("unsupported pixel format %u\n",
7718 mode_cmd->pixel_format);
57cd6508
CW		 7719 return -EINVAL;
7720 }
7721
79e53945
JB		 7722 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
7723 if (ret) {
7724 DRM_ERROR("framebuffer init failed %d\n", ret);
7725 return ret;
7726 }
7727
7728 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
79e53945 7729 intel_fb->obj = obj;
79e53945
JB		 7730 return 0;
7731}
7732
79e53945
JB		 7733static struct drm_framebuffer *
7734intel_user_framebuffer_create(struct drm_device *dev,
7735 struct drm_file *filp,
308e5bcb 7736 struct drm_mode_fb_cmd2 *mode_cmd)
79e53945 7737{
05394f39 7738 struct drm_i915_gem_object *obj;
79e53945 7739
308e5bcb
JB		 7740 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
7741 mode_cmd->handles[0]));
c8725226 7742 if (&obj->base == NULL)
cce13ff7 7743 return ERR_PTR(-ENOENT);
79e53945 7744
d2dff872 7745 return intel_framebuffer_create(dev, mode_cmd, obj);
79e53945
JB		 7746}
7747
79e53945 7748static const struct drm_mode_config_funcs intel_mode_funcs = {
79e53945 7749 .fb_create = intel_user_framebuffer_create,
eb1f8e4f 7750 .output_poll_changed = intel_fb_output_poll_changed,
79e53945
JB		 7751};
7752
e70236a8
JB		 7753/* Set up chip specific display functions */
7754static void intel_init_display(struct drm_device *dev)
7755{
7756 struct drm_i915_private *dev_priv = dev->dev_private;
7757
7758 /* We always want a DPMS function */
f564048e 7759 if (HAS_PCH_SPLIT(dev)) {
f564048e 7760 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
76e5a89c
DV		 7761 dev_priv->display.crtc_enable = ironlake_crtc_enable;
7762 dev_priv->display.crtc_disable = ironlake_crtc_disable;
ee7b9f93 7763 dev_priv->display.off = ironlake_crtc_off;
17638cd6 7764 dev_priv->display.update_plane = ironlake_update_plane;
f564048e 7765 } else {
f564048e 7766 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
76e5a89c
DV		 7767 dev_priv->display.crtc_enable = i9xx_crtc_enable;
7768 dev_priv->display.crtc_disable = i9xx_crtc_disable;
ee7b9f93 7769 dev_priv->display.off = i9xx_crtc_off;
17638cd6 7770 dev_priv->display.update_plane = i9xx_update_plane;
f564048e 7771 }
e70236a8 7772
e70236a8 7773 /* Returns the core display clock speed */
25eb05fc
JB		 7774 if (IS_VALLEYVIEW(dev))
7775 dev_priv->display.get_display_clock_speed =
7776 valleyview_get_display_clock_speed;
7777 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
e70236a8
JB		 7778 dev_priv->display.get_display_clock_speed =
7779 i945_get_display_clock_speed;
7780 else if (IS_I915G(dev))
7781 dev_priv->display.get_display_clock_speed =
7782 i915_get_display_clock_speed;
f2b115e6 7783 else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev))
e70236a8
JB		 7784 dev_priv->display.get_display_clock_speed =
7785 i9xx_misc_get_display_clock_speed;
7786 else if (IS_I915GM(dev))
7787 dev_priv->display.get_display_clock_speed =
7788 i915gm_get_display_clock_speed;
7789 else if (IS_I865G(dev))
7790 dev_priv->display.get_display_clock_speed =
7791 i865_get_display_clock_speed;
f0f8a9ce 7792 else if (IS_I85X(dev))
e70236a8
JB		 7793 dev_priv->display.get_display_clock_speed =
7794 i855_get_display_clock_speed;
7795 else /* 852, 830 */
7796 dev_priv->display.get_display_clock_speed =
7797 i830_get_display_clock_speed;
7798
7f8a8569 7799 if (HAS_PCH_SPLIT(dev)) {
f00a3ddf 7800 if (IS_GEN5(dev)) {
674cf967 7801 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
e0dac65e 7802 dev_priv->display.write_eld = ironlake_write_eld;
1398261a 7803 } else if (IS_GEN6(dev)) {
674cf967 7804 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
e0dac65e 7805 dev_priv->display.write_eld = ironlake_write_eld;
357555c0
JB		 7806 } else if (IS_IVYBRIDGE(dev)) {
7807 /* FIXME: detect B0+ stepping and use auto training */
7808 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
e0dac65e 7809 dev_priv->display.write_eld = ironlake_write_eld;
c82e4d26
ED		 7810 } else if (IS_HASWELL(dev)) {
7811 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
83358c85 7812 dev_priv->display.write_eld = haswell_write_eld;
7f8a8569
ZW		 7813 } else
7814 dev_priv->display.update_wm = NULL;
6067aaea 7815 } else if (IS_G4X(dev)) {
e0dac65e 7816 dev_priv->display.write_eld = g4x_write_eld;
e70236a8 7817 }
8c9f3aaf
JB		 7818
7819 /* Default just returns -ENODEV to indicate unsupported */
7820 dev_priv->display.queue_flip = intel_default_queue_flip;
7821
7822 switch (INTEL_INFO(dev)->gen) {
7823 case 2:
7824 dev_priv->display.queue_flip = intel_gen2_queue_flip;
7825 break;
7826
7827 case 3:
7828 dev_priv->display.queue_flip = intel_gen3_queue_flip;
7829 break;
7830
7831 case 4:
7832 case 5:
7833 dev_priv->display.queue_flip = intel_gen4_queue_flip;
7834 break;
7835
7836 case 6:
7837 dev_priv->display.queue_flip = intel_gen6_queue_flip;
7838 break;
7c9017e5
JB		 7839 case 7:
7840 dev_priv->display.queue_flip = intel_gen7_queue_flip;
7841 break;
8c9f3aaf 7842 }
e70236a8
JB		 7843}
7844
b690e96c
JB		 7845/*
7846 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
7847 * resume, or other times. This quirk makes sure that's the case for
7848 * affected systems.
7849 */
0206e353 7850static void quirk_pipea_force(struct drm_device *dev)
b690e96c
JB		 7851{
7852 struct drm_i915_private *dev_priv = dev->dev_private;
7853
7854 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
bc0daf48 7855 DRM_INFO("applying pipe a force quirk\n");
b690e96c
JB		 7856}
7857
435793df
KP		 7858/*
7859 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
7860 */
7861static void quirk_ssc_force_disable(struct drm_device *dev)
7862{
7863 struct drm_i915_private *dev_priv = dev->dev_private;
7864 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
bc0daf48 7865 DRM_INFO("applying lvds SSC disable quirk\n");
435793df
KP		 7866}
7867
4dca20ef 7868/*
5a15ab5b
CE		 7869 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
7870 * brightness value
4dca20ef
CE		 7871 */
7872static void quirk_invert_brightness(struct drm_device *dev)
7873{
7874 struct drm_i915_private *dev_priv = dev->dev_private;
7875 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
bc0daf48 7876 DRM_INFO("applying inverted panel brightness quirk\n");
435793df
KP		 7877}
7878
b690e96c
JB		 7879struct intel_quirk {
7880 int device;
7881 int subsystem_vendor;
7882 int subsystem_device;
7883 void (*hook)(struct drm_device *dev);
7884};
7885
c43b5634 7886static struct intel_quirk intel_quirks[] = {
b690e96c 7887 /* HP Mini needs pipe A force quirk (LP: #322104) */
0206e353 7888 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
b690e96c 7889
b690e96c
JB		 7890 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
7891 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
7892
b690e96c
JB		 7893 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
7894 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
7895
7896 /* 855 & before need to leave pipe A & dpll A up */
7897 { 0x3582, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
7898 { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
dcdaed6e 7899 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
435793df
KP		 7900
7901 /* Lenovo U160 cannot use SSC on LVDS */
7902 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
070d329a
MAS		 7903
7904 /* Sony Vaio Y cannot use SSC on LVDS */
7905 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
5a15ab5b
CE		 7906
7907 /* Acer Aspire 5734Z must invert backlight brightness */
7908 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
b690e96c
JB		 7909};
7910
7911static void intel_init_quirks(struct drm_device *dev)
7912{
7913 struct pci_dev *d = dev->pdev;
7914 int i;
7915
7916 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
7917 struct intel_quirk *q = &intel_quirks[i];
7918
7919 if (d->device == q->device &&
7920 (d->subsystem_vendor == q->subsystem_vendor ||
7921 q->subsystem_vendor == PCI_ANY_ID) &&
7922 (d->subsystem_device == q->subsystem_device ||
7923 q->subsystem_device == PCI_ANY_ID))
7924 q->hook(dev);
7925 }
7926}
7927
9cce37f4
JB		 7928/* Disable the VGA plane that we never use */
7929static void i915_disable_vga(struct drm_device *dev)
7930{
7931 struct drm_i915_private *dev_priv = dev->dev_private;
7932 u8 sr1;
7933 u32 vga_reg;
7934
7935 if (HAS_PCH_SPLIT(dev))
7936 vga_reg = CPU_VGACNTRL;
7937 else
7938 vga_reg = VGACNTRL;
7939
7940 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
3fdcf431 7941 outb(SR01, VGA_SR_INDEX);
9cce37f4
JB		 7942 sr1 = inb(VGA_SR_DATA);
7943 outb(sr1 | 1<<5, VGA_SR_DATA);
7944 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
7945 udelay(300);
7946
7947 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
7948 POSTING_READ(vga_reg);
7949}
7950
f817586c
DV		 7951void intel_modeset_init_hw(struct drm_device *dev)
7952{
0232e927
ED		 7953 /* We attempt to init the necessary power wells early in the initialization
7954 * time, so the subsystems that expect power to be enabled can work.
7955 */
7956 intel_init_power_wells(dev);
7957
a8f78b58
ED		 7958 intel_prepare_ddi(dev);
7959
f817586c
DV		 7960 intel_init_clock_gating(dev);
7961
79f5b2c7 7962 mutex_lock(&dev->struct_mutex);
8090c6b9 7963 intel_enable_gt_powersave(dev);
79f5b2c7 7964 mutex_unlock(&dev->struct_mutex);
f817586c
DV		 7965}
7966
79e53945
JB		 7967void intel_modeset_init(struct drm_device *dev)
7968{
652c393a 7969 struct drm_i915_private *dev_priv = dev->dev_private;
b840d907 7970 int i, ret;
79e53945
JB		 7971
7972 drm_mode_config_init(dev);
7973
7974 dev->mode_config.min_width = 0;
7975 dev->mode_config.min_height = 0;
7976
019d96cb
DA		 7977 dev->mode_config.preferred_depth = 24;
7978 dev->mode_config.prefer_shadow = 1;
7979
e6ecefaa 7980 dev->mode_config.funcs = &intel_mode_funcs;
79e53945 7981
b690e96c
JB		 7982 intel_init_quirks(dev);
7983
1fa61106
ED		 7984 intel_init_pm(dev);
7985
e70236a8
JB		 7986 intel_init_display(dev);
7987
a6c45cf0
CW		 7988 if (IS_GEN2(dev)) {
7989 dev->mode_config.max_width = 2048;
7990 dev->mode_config.max_height = 2048;
7991 } else if (IS_GEN3(dev)) {
5e4d6fa7
KP		 7992 dev->mode_config.max_width = 4096;
7993 dev->mode_config.max_height = 4096;
79e53945 7994 } else {
a6c45cf0
CW		 7995 dev->mode_config.max_width = 8192;
7996 dev->mode_config.max_height = 8192;
79e53945 7997 }
dd2757f8 7998 dev->mode_config.fb_base = dev_priv->mm.gtt_base_addr;
79e53945 7999
28c97730 8000 DRM_DEBUG_KMS("%d display pipe%s available.\n",
a3524f1b 8001 dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : "");
79e53945 8002
a3524f1b 8003 for (i = 0; i < dev_priv->num_pipe; i++) {
79e53945 8004 intel_crtc_init(dev, i);
00c2064b
JB		 8005 ret = intel_plane_init(dev, i);
8006 if (ret)
8007 DRM_DEBUG_KMS("plane %d init failed: %d\n", i, ret);
79e53945
JB		 8008 }
8009
ee7b9f93
JB		 8010 intel_pch_pll_init(dev);
8011
9cce37f4
JB		 8012 /* Just disable it once at startup */
8013 i915_disable_vga(dev);
79e53945 8014 intel_setup_outputs(dev);
2c7111db
CW		 8015}
8016
24929352
DV		 8017static void
8018intel_connector_break_all_links(struct intel_connector *connector)
8019{
8020 connector->base.dpms = DRM_MODE_DPMS_OFF;
8021 connector->base.encoder = NULL;
8022 connector->encoder->connectors_active = false;
8023 connector->encoder->base.crtc = NULL;
8024}
8025
7fad798e
DV		 8026static void intel_enable_pipe_a(struct drm_device *dev)
8027{
8028 struct intel_connector *connector;
8029 struct drm_connector *crt = NULL;
8030 struct intel_load_detect_pipe load_detect_temp;
8031
8032 /* We can't just switch on the pipe A, we need to set things up with a
8033 * proper mode and output configuration. As a gross hack, enable pipe A
8034 * by enabling the load detect pipe once. */
8035 list_for_each_entry(connector,
8036 &dev->mode_config.connector_list,
8037 base.head) {
8038 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
8039 crt = &connector->base;
8040 break;
8041 }
8042 }
8043
8044 if (!crt)
8045 return;
8046
8047 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp))
8048 intel_release_load_detect_pipe(crt, &load_detect_temp);
8049
8050
8051}
8052
24929352
DV		 8053static void intel_sanitize_crtc(struct intel_crtc *crtc)
8054{
8055 struct drm_device *dev = crtc->base.dev;
8056 struct drm_i915_private *dev_priv = dev->dev_private;
8057 u32 reg, val;
8058
24929352
DV		 8059 /* Clear any frame start delays used for debugging left by the BIOS */
8060 reg = PIPECONF(crtc->pipe);
8061 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
8062
8063 /* We need to sanitize the plane -> pipe mapping first because this will
8064 * disable the crtc (and hence change the state) if it is wrong. */
8065 if (!HAS_PCH_SPLIT(dev)) {
8066 struct intel_connector *connector;
8067 bool plane;
8068
8069 reg = DSPCNTR(crtc->plane);
8070 val = I915_READ(reg);
8071
8072 if ((val & DISPLAY_PLANE_ENABLE) == 0 &&
8073 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
8074 goto ok;
8075
8076 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
8077 crtc->base.base.id);
8078
8079 /* Pipe has the wrong plane attached and the plane is active.
8080 * Temporarily change the plane mapping and disable everything
8081 * ... */
8082 plane = crtc->plane;
8083 crtc->plane = !plane;
8084 dev_priv->display.crtc_disable(&crtc->base);
8085 crtc->plane = plane;
8086
8087 /* ... and break all links. */
8088 list_for_each_entry(connector, &dev->mode_config.connector_list,
8089 base.head) {
8090 if (connector->encoder->base.crtc != &crtc->base)
8091 continue;
8092
8093 intel_connector_break_all_links(connector);
8094 }
8095
8096 WARN_ON(crtc->active);
8097 crtc->base.enabled = false;
8098 }
8099ok:
8100
7fad798e
DV		 8101 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
8102 crtc->pipe == PIPE_A && !crtc->active) {
8103 /* BIOS forgot to enable pipe A, this mostly happens after
8104 * resume. Force-enable the pipe to fix this, the update_dpms
8105 * call below we restore the pipe to the right state, but leave
8106 * the required bits on. */
8107 intel_enable_pipe_a(dev);
8108 }
8109
24929352
DV		 8110 /* Adjust the state of the output pipe according to whether we
8111 * have active connectors/encoders. */
8112 intel_crtc_update_dpms(&crtc->base);
8113
8114 if (crtc->active != crtc->base.enabled) {
8115 struct intel_encoder *encoder;
8116
8117 /* This can happen either due to bugs in the get_hw_state
8118 * functions or because the pipe is force-enabled due to the
8119 * pipe A quirk. */
8120 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
8121 crtc->base.base.id,
8122 crtc->base.enabled ? "enabled" : "disabled",
8123 crtc->active ? "enabled" : "disabled");
8124
8125 crtc->base.enabled = crtc->active;
8126
8127 /* Because we only establish the connector -> encoder ->
8128 * crtc links if something is active, this means the
8129 * crtc is now deactivated. Break the links. connector
8130 * -> encoder links are only establish when things are
8131 * actually up, hence no need to break them. */
8132 WARN_ON(crtc->active);
8133
8134 for_each_encoder_on_crtc(dev, &crtc->base, encoder) {
8135 WARN_ON(encoder->connectors_active);
8136 encoder->base.crtc = NULL;
8137 }
8138 }
8139}
8140
8141static void intel_sanitize_encoder(struct intel_encoder *encoder)
8142{
8143 struct intel_connector *connector;
8144 struct drm_device *dev = encoder->base.dev;
8145
8146 /* We need to check both for a crtc link (meaning that the
8147 * encoder is active and trying to read from a pipe) and the
8148 * pipe itself being active. */
8149 bool has_active_crtc = encoder->base.crtc &&
8150 to_intel_crtc(encoder->base.crtc)->active;
8151
8152 if (encoder->connectors_active && !has_active_crtc) {
8153 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
8154 encoder->base.base.id,
8155 drm_get_encoder_name(&encoder->base));
8156
8157 /* Connector is active, but has no active pipe. This is
8158 * fallout from our resume register restoring. Disable
8159 * the encoder manually again. */
8160 if (encoder->base.crtc) {
8161 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
8162 encoder->base.base.id,
8163 drm_get_encoder_name(&encoder->base));
8164 encoder->disable(encoder);
8165 }
8166
8167 /* Inconsistent output/port/pipe state happens presumably due to
8168 * a bug in one of the get_hw_state functions. Or someplace else
8169 * in our code, like the register restore mess on resume. Clamp
8170 * things to off as a safer default. */
8171 list_for_each_entry(connector,
8172 &dev->mode_config.connector_list,
8173 base.head) {
8174 if (connector->encoder != encoder)
8175 continue;
8176
8177 intel_connector_break_all_links(connector);
8178 }
8179 }
8180 /* Enabled encoders without active connectors will be fixed in
8181 * the crtc fixup. */
8182}
8183
8184/* Scan out the current hw modeset state, sanitizes it and maps it into the drm
8185 * and i915 state tracking structures. */
8186void intel_modeset_setup_hw_state(struct drm_device *dev)
8187{
8188 struct drm_i915_private *dev_priv = dev->dev_private;
8189 enum pipe pipe;
8190 u32 tmp;
8191 struct intel_crtc *crtc;
8192 struct intel_encoder *encoder;
8193 struct intel_connector *connector;
8194
8195 for_each_pipe(pipe) {
8196 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
8197
8198 tmp = I915_READ(PIPECONF(pipe));
8199 if (tmp & PIPECONF_ENABLE)
8200 crtc->active = true;
8201 else
8202 crtc->active = false;
8203
8204 crtc->base.enabled = crtc->active;
8205
8206 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
8207 crtc->base.base.id,
8208 crtc->active ? "enabled" : "disabled");
8209 }
8210
8211 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8212 base.head) {
8213 pipe = 0;
8214
8215 if (encoder->get_hw_state(encoder, &pipe)) {
8216 encoder->base.crtc =
8217 dev_priv->pipe_to_crtc_mapping[pipe];
8218 } else {
8219 encoder->base.crtc = NULL;
8220 }
8221
8222 encoder->connectors_active = false;
8223 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe=%i\n",
8224 encoder->base.base.id,
8225 drm_get_encoder_name(&encoder->base),
8226 encoder->base.crtc ? "enabled" : "disabled",
8227 pipe);
8228 }
8229
8230 list_for_each_entry(connector, &dev->mode_config.connector_list,
8231 base.head) {
8232 if (connector->get_hw_state(connector)) {
8233 connector->base.dpms = DRM_MODE_DPMS_ON;
8234 connector->encoder->connectors_active = true;
8235 connector->base.encoder = &connector->encoder->base;
8236 } else {
8237 connector->base.dpms = DRM_MODE_DPMS_OFF;
8238 connector->base.encoder = NULL;
8239 }
8240 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
8241 connector->base.base.id,
8242 drm_get_connector_name(&connector->base),
8243 connector->base.encoder ? "enabled" : "disabled");
8244 }
8245
8246 /* HW state is read out, now we need to sanitize this mess. */
8247 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8248 base.head) {
8249 intel_sanitize_encoder(encoder);
8250 }
8251
8252 for_each_pipe(pipe) {
8253 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
8254 intel_sanitize_crtc(crtc);
8255 }
9a935856
DV		 8256
8257 intel_modeset_update_staged_output_state(dev);
8af6cf88
DV		 8258
8259 intel_modeset_check_state(dev);
24929352
DV		 8260}
8261
2c7111db
CW		 8262void intel_modeset_gem_init(struct drm_device *dev)
8263{
1833b134 8264 intel_modeset_init_hw(dev);
02e792fb
DV		 8265
8266 intel_setup_overlay(dev);
24929352
DV		 8267
8268 intel_modeset_setup_hw_state(dev);
79e53945
JB		 8269}
8270
8271void intel_modeset_cleanup(struct drm_device *dev)
8272{
652c393a
JB		 8273 struct drm_i915_private *dev_priv = dev->dev_private;
8274 struct drm_crtc *crtc;
8275 struct intel_crtc *intel_crtc;
8276
f87ea761 8277 drm_kms_helper_poll_fini(dev);
652c393a
JB		 8278 mutex_lock(&dev->struct_mutex);
8279
723bfd70
JB		 8280 intel_unregister_dsm_handler();
8281
8282
652c393a
JB		 8283 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
8284 /* Skip inactive CRTCs */
8285 if (!crtc->fb)
8286 continue;
8287
8288 intel_crtc = to_intel_crtc(crtc);
3dec0095 8289 intel_increase_pllclock(crtc);
652c393a
JB		 8290 }
8291
973d04f9 8292 intel_disable_fbc(dev);
e70236a8 8293
8090c6b9 8294 intel_disable_gt_powersave(dev);
0cdab21f 8295
930ebb46
DV		 8296 ironlake_teardown_rc6(dev);
8297
57f350b6
JB		 8298 if (IS_VALLEYVIEW(dev))
8299 vlv_init_dpio(dev);
8300
69341a5e
KH		 8301 mutex_unlock(&dev->struct_mutex);
8302
6c0d9350
DV		 8303 /* Disable the irq before mode object teardown, for the irq might
8304 * enqueue unpin/hotplug work. */
8305 drm_irq_uninstall(dev);
8306 cancel_work_sync(&dev_priv->hotplug_work);
c6a828d3 8307 cancel_work_sync(&dev_priv->rps.work);
6c0d9350 8308
1630fe75
CW		 8309 /* flush any delayed tasks or pending work */
8310 flush_scheduled_work();
8311
79e53945
JB		 8312 drm_mode_config_cleanup(dev);
8313}
8314
f1c79df3
ZW		 8315/*
8316 * Return which encoder is currently attached for connector.
8317 */
df0e9248 8318struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
79e53945 8319{
df0e9248
CW		 8320 return &intel_attached_encoder(connector)->base;
8321}
f1c79df3 8322
df0e9248
CW		 8323void intel_connector_attach_encoder(struct intel_connector *connector,
8324 struct intel_encoder *encoder)
8325{
8326 connector->encoder = encoder;
8327 drm_mode_connector_attach_encoder(&connector->base,
8328 &encoder->base);
79e53945 8329}
28d52043
DA		 8330
8331/*
8332 * set vga decode state - true == enable VGA decode
8333 */
8334int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
8335{
8336 struct drm_i915_private *dev_priv = dev->dev_private;
8337 u16 gmch_ctrl;
8338
8339 pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl);
8340 if (state)
8341 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
8342 else
8343 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
8344 pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl);
8345 return 0;
8346}
c4a1d9e4
CW		 8347
8348#ifdef CONFIG_DEBUG_FS
8349#include <linux/seq_file.h>
8350
8351struct intel_display_error_state {
8352 struct intel_cursor_error_state {
8353 u32 control;
8354 u32 position;
8355 u32 base;
8356 u32 size;
52331309 8357 } cursor[I915_MAX_PIPES];
c4a1d9e4
CW		 8358
8359 struct intel_pipe_error_state {
8360 u32 conf;
8361 u32 source;
8362
8363 u32 htotal;
8364 u32 hblank;
8365 u32 hsync;
8366 u32 vtotal;
8367 u32 vblank;
8368 u32 vsync;
52331309 8369 } pipe[I915_MAX_PIPES];
c4a1d9e4
CW		 8370
8371 struct intel_plane_error_state {
8372 u32 control;
8373 u32 stride;
8374 u32 size;
8375 u32 pos;
8376 u32 addr;
8377 u32 surface;
8378 u32 tile_offset;
52331309 8379 } plane[I915_MAX_PIPES];
c4a1d9e4
CW		 8380};
8381
8382struct intel_display_error_state *
8383intel_display_capture_error_state(struct drm_device *dev)
8384{
0206e353 8385 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 8386 struct intel_display_error_state *error;
8387 int i;
8388
8389 error = kmalloc(sizeof(*error), GFP_ATOMIC);
8390 if (error == NULL)
8391 return NULL;
8392
52331309 8393 for_each_pipe(i) {
c4a1d9e4
CW		 8394 error->cursor[i].control = I915_READ(CURCNTR(i));
8395 error->cursor[i].position = I915_READ(CURPOS(i));
8396 error->cursor[i].base = I915_READ(CURBASE(i));
8397
8398 error->plane[i].control = I915_READ(DSPCNTR(i));
8399 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
8400 error->plane[i].size = I915_READ(DSPSIZE(i));
0206e353 8401 error->plane[i].pos = I915_READ(DSPPOS(i));
c4a1d9e4
CW		 8402 error->plane[i].addr = I915_READ(DSPADDR(i));
8403 if (INTEL_INFO(dev)->gen >= 4) {
8404 error->plane[i].surface = I915_READ(DSPSURF(i));
8405 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
8406 }
8407
8408 error->pipe[i].conf = I915_READ(PIPECONF(i));
8409 error->pipe[i].source = I915_READ(PIPESRC(i));
8410 error->pipe[i].htotal = I915_READ(HTOTAL(i));
8411 error->pipe[i].hblank = I915_READ(HBLANK(i));
8412 error->pipe[i].hsync = I915_READ(HSYNC(i));
8413 error->pipe[i].vtotal = I915_READ(VTOTAL(i));
8414 error->pipe[i].vblank = I915_READ(VBLANK(i));
8415 error->pipe[i].vsync = I915_READ(VSYNC(i));
8416 }
8417
8418 return error;
8419}
8420
8421void
8422intel_display_print_error_state(struct seq_file *m,
8423 struct drm_device *dev,
8424 struct intel_display_error_state *error)
8425{
52331309 8426 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 8427 int i;
8428
52331309
DL		 8429 seq_printf(m, "Num Pipes: %d\n", dev_priv->num_pipe);
8430 for_each_pipe(i) {
c4a1d9e4
CW		 8431 seq_printf(m, "Pipe [%d]:\n", i);
8432 seq_printf(m, " CONF: %08x\n", error->pipe[i].conf);
8433 seq_printf(m, " SRC: %08x\n", error->pipe[i].source);
8434 seq_printf(m, " HTOTAL: %08x\n", error->pipe[i].htotal);
8435 seq_printf(m, " HBLANK: %08x\n", error->pipe[i].hblank);
8436 seq_printf(m, " HSYNC: %08x\n", error->pipe[i].hsync);
8437 seq_printf(m, " VTOTAL: %08x\n", error->pipe[i].vtotal);
8438 seq_printf(m, " VBLANK: %08x\n", error->pipe[i].vblank);
8439 seq_printf(m, " VSYNC: %08x\n", error->pipe[i].vsync);
8440
8441 seq_printf(m, "Plane [%d]:\n", i);
8442 seq_printf(m, " CNTR: %08x\n", error->plane[i].control);
8443 seq_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
8444 seq_printf(m, " SIZE: %08x\n", error->plane[i].size);
8445 seq_printf(m, " POS: %08x\n", error->plane[i].pos);
8446 seq_printf(m, " ADDR: %08x\n", error->plane[i].addr);
8447 if (INTEL_INFO(dev)->gen >= 4) {
8448 seq_printf(m, " SURF: %08x\n", error->plane[i].surface);
8449 seq_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
8450 }
8451
8452 seq_printf(m, "Cursor [%d]:\n", i);
8453 seq_printf(m, " CNTR: %08x\n", error->cursor[i].control);
8454 seq_printf(m, " POS: %08x\n", error->cursor[i].position);
8455 seq_printf(m, " BASE: %08x\n", error->cursor[i].base);
8456 }
8457}
8458#endif
ubuntu-bionic-kernel mirror