]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
23 | * IN THE SOFTWARE. | |
24 | */ | |
25 | #ifndef __INTEL_DRV_H__ | |
26 | #define __INTEL_DRV_H__ | |
27 | ||
28 | #include <linux/i2c.h> | |
760285e7 | 29 | #include <drm/i915_drm.h> |
80824003 | 30 | #include "i915_drv.h" |
760285e7 DH |
31 | #include <drm/drm_crtc.h> |
32 | #include <drm/drm_crtc_helper.h> | |
33 | #include <drm/drm_fb_helper.h> | |
612a9aab | 34 | #include <drm/drm_dp_helper.h> |
913d8d11 | 35 | |
1d5bfac9 DV |
36 | /** |
37 | * _wait_for - magic (register) wait macro | |
38 | * | |
39 | * Does the right thing for modeset paths when run under kdgb or similar atomic | |
40 | * contexts. Note that it's important that we check the condition again after | |
41 | * having timed out, since the timeout could be due to preemption or similar and | |
42 | * we've never had a chance to check the condition before the timeout. | |
43 | */ | |
481b6af3 | 44 | #define _wait_for(COND, MS, W) ({ \ |
1d5bfac9 | 45 | unsigned long timeout__ = jiffies + msecs_to_jiffies(MS) + 1; \ |
913d8d11 | 46 | int ret__ = 0; \ |
0206e353 | 47 | while (!(COND)) { \ |
913d8d11 | 48 | if (time_after(jiffies, timeout__)) { \ |
1d5bfac9 DV |
49 | if (!(COND)) \ |
50 | ret__ = -ETIMEDOUT; \ | |
913d8d11 CW |
51 | break; \ |
52 | } \ | |
0cc2764c BW |
53 | if (W && drm_can_sleep()) { \ |
54 | msleep(W); \ | |
55 | } else { \ | |
56 | cpu_relax(); \ | |
57 | } \ | |
913d8d11 CW |
58 | } \ |
59 | ret__; \ | |
60 | }) | |
61 | ||
481b6af3 CW |
62 | #define wait_for(COND, MS) _wait_for(COND, MS, 1) |
63 | #define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0) | |
6effa33b DV |
64 | #define wait_for_atomic_us(COND, US) _wait_for((COND), \ |
65 | DIV_ROUND_UP((US), 1000), 0) | |
481b6af3 | 66 | |
021357ac CW |
67 | #define KHz(x) (1000*x) |
68 | #define MHz(x) KHz(1000*x) | |
69 | ||
79e53945 JB |
70 | /* |
71 | * Display related stuff | |
72 | */ | |
73 | ||
74 | /* store information about an Ixxx DVO */ | |
75 | /* The i830->i865 use multiple DVOs with multiple i2cs */ | |
76 | /* the i915, i945 have a single sDVO i2c bus - which is different */ | |
77 | #define MAX_OUTPUTS 6 | |
78 | /* maximum connectors per crtcs in the mode set */ | |
79 | #define INTELFB_CONN_LIMIT 4 | |
80 | ||
81 | #define INTEL_I2C_BUS_DVO 1 | |
82 | #define INTEL_I2C_BUS_SDVO 2 | |
83 | ||
84 | /* these are outputs from the chip - integrated only | |
85 | external chips are via DVO or SDVO output */ | |
86 | #define INTEL_OUTPUT_UNUSED 0 | |
87 | #define INTEL_OUTPUT_ANALOG 1 | |
88 | #define INTEL_OUTPUT_DVO 2 | |
89 | #define INTEL_OUTPUT_SDVO 3 | |
90 | #define INTEL_OUTPUT_LVDS 4 | |
91 | #define INTEL_OUTPUT_TVOUT 5 | |
7d57382e | 92 | #define INTEL_OUTPUT_HDMI 6 |
a4fc5ed6 | 93 | #define INTEL_OUTPUT_DISPLAYPORT 7 |
32f9d658 | 94 | #define INTEL_OUTPUT_EDP 8 |
00c09d70 | 95 | #define INTEL_OUTPUT_UNKNOWN 9 |
79e53945 JB |
96 | |
97 | #define INTEL_DVO_CHIP_NONE 0 | |
98 | #define INTEL_DVO_CHIP_LVDS 1 | |
99 | #define INTEL_DVO_CHIP_TMDS 2 | |
100 | #define INTEL_DVO_CHIP_TVOUT 4 | |
101 | ||
79e53945 JB |
102 | struct intel_framebuffer { |
103 | struct drm_framebuffer base; | |
05394f39 | 104 | struct drm_i915_gem_object *obj; |
79e53945 JB |
105 | }; |
106 | ||
37811fcc CW |
107 | struct intel_fbdev { |
108 | struct drm_fb_helper helper; | |
109 | struct intel_framebuffer ifb; | |
110 | struct list_head fbdev_list; | |
111 | struct drm_display_mode *our_mode; | |
112 | }; | |
79e53945 | 113 | |
21d40d37 | 114 | struct intel_encoder { |
4ef69c7a | 115 | struct drm_encoder base; |
9a935856 DV |
116 | /* |
117 | * The new crtc this encoder will be driven from. Only differs from | |
118 | * base->crtc while a modeset is in progress. | |
119 | */ | |
120 | struct intel_crtc *new_crtc; | |
121 | ||
79e53945 | 122 | int type; |
e2f0ba97 | 123 | bool needs_tv_clock; |
66a9278e DV |
124 | /* |
125 | * Intel hw has only one MUX where encoders could be clone, hence a | |
126 | * simple flag is enough to compute the possible_clones mask. | |
127 | */ | |
128 | bool cloneable; | |
5ab432ef | 129 | bool connectors_active; |
21d40d37 | 130 | void (*hot_plug)(struct intel_encoder *); |
7ae89233 DV |
131 | bool (*compute_config)(struct intel_encoder *, |
132 | struct intel_crtc_config *); | |
dafd226c | 133 | void (*pre_pll_enable)(struct intel_encoder *); |
bf49ec8c | 134 | void (*pre_enable)(struct intel_encoder *); |
ef9c3aee | 135 | void (*enable)(struct intel_encoder *); |
6cc5f341 | 136 | void (*mode_set)(struct intel_encoder *intel_encoder); |
ef9c3aee | 137 | void (*disable)(struct intel_encoder *); |
bf49ec8c | 138 | void (*post_disable)(struct intel_encoder *); |
f0947c37 DV |
139 | /* Read out the current hw state of this connector, returning true if |
140 | * the encoder is active. If the encoder is enabled it also set the pipe | |
141 | * it is connected to in the pipe parameter. */ | |
142 | bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe); | |
f8aed700 | 143 | int crtc_mask; |
1d843f9d | 144 | enum hpd_pin hpd_pin; |
79e53945 JB |
145 | }; |
146 | ||
1d508706 | 147 | struct intel_panel { |
dd06f90e | 148 | struct drm_display_mode *fixed_mode; |
4d891523 | 149 | int fitting_mode; |
1d508706 JN |
150 | }; |
151 | ||
5daa55eb ZW |
152 | struct intel_connector { |
153 | struct drm_connector base; | |
9a935856 DV |
154 | /* |
155 | * The fixed encoder this connector is connected to. | |
156 | */ | |
df0e9248 | 157 | struct intel_encoder *encoder; |
9a935856 DV |
158 | |
159 | /* | |
160 | * The new encoder this connector will be driven. Only differs from | |
161 | * encoder while a modeset is in progress. | |
162 | */ | |
163 | struct intel_encoder *new_encoder; | |
164 | ||
f0947c37 DV |
165 | /* Reads out the current hw, returning true if the connector is enabled |
166 | * and active (i.e. dpms ON state). */ | |
167 | bool (*get_hw_state)(struct intel_connector *); | |
1d508706 JN |
168 | |
169 | /* Panel info for eDP and LVDS */ | |
170 | struct intel_panel panel; | |
9cd300e0 JN |
171 | |
172 | /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */ | |
173 | struct edid *edid; | |
821450c6 EE |
174 | |
175 | /* since POLL and HPD connectors may use the same HPD line keep the native | |
176 | state of connector->polled in case hotplug storm detection changes it */ | |
177 | u8 polled; | |
5daa55eb ZW |
178 | }; |
179 | ||
80ad9206 VS |
180 | typedef struct dpll { |
181 | /* given values */ | |
182 | int n; | |
183 | int m1, m2; | |
184 | int p1, p2; | |
185 | /* derived values */ | |
186 | int dot; | |
187 | int vco; | |
188 | int m; | |
189 | int p; | |
190 | } intel_clock_t; | |
191 | ||
b8cecdf5 DV |
192 | struct intel_crtc_config { |
193 | struct drm_display_mode requested_mode; | |
194 | struct drm_display_mode adjusted_mode; | |
7ae89233 DV |
195 | /* This flag must be set by the encoder's compute_config callback if it |
196 | * changes the crtc timings in the mode to prevent the crtc fixup from | |
197 | * overwriting them. Currently only lvds needs that. */ | |
198 | bool timings_set; | |
5bfe2ac0 DV |
199 | /* Whether to set up the PCH/FDI. Note that we never allow sharing |
200 | * between pch encoders and cpu encoders. */ | |
201 | bool has_pch_encoder; | |
50f3b016 | 202 | |
3b117c8f DV |
203 | /* CPU Transcoder for the pipe. Currently this can only differ from the |
204 | * pipe on Haswell (where we have a special eDP transcoder). */ | |
205 | enum transcoder cpu_transcoder; | |
206 | ||
50f3b016 DV |
207 | /* |
208 | * Use reduced/limited/broadcast rbg range, compressing from the full | |
209 | * range fed into the crtcs. | |
210 | */ | |
211 | bool limited_color_range; | |
212 | ||
03afc4a2 DV |
213 | /* DP has a bunch of special case unfortunately, so mark the pipe |
214 | * accordingly. */ | |
215 | bool has_dp_encoder; | |
d8b32247 DV |
216 | |
217 | /* | |
218 | * Enable dithering, used when the selected pipe bpp doesn't match the | |
219 | * plane bpp. | |
220 | */ | |
965e0c48 | 221 | bool dither; |
f47709a9 DV |
222 | |
223 | /* Controls for the clock computation, to override various stages. */ | |
224 | bool clock_set; | |
225 | ||
226 | /* Settings for the intel dpll used on pretty much everything but | |
227 | * haswell. */ | |
80ad9206 | 228 | struct dpll dpll; |
f47709a9 | 229 | |
965e0c48 | 230 | int pipe_bpp; |
6cf86a5e | 231 | struct intel_link_m_n dp_m_n; |
df92b1e6 DV |
232 | /** |
233 | * This is currently used by DP and HDMI encoders since those can have a | |
234 | * target pixel clock != the port link clock (which is currently stored | |
235 | * in adjusted_mode->clock). | |
236 | */ | |
237 | int pixel_target_clock; | |
6cc5f341 DV |
238 | /* Used by SDVO (and if we ever fix it, HDMI). */ |
239 | unsigned pixel_multiplier; | |
2dd24552 JB |
240 | |
241 | /* Panel fitter controls for gen2-gen4 + VLV */ | |
b074cec8 JB |
242 | struct { |
243 | u32 control; | |
244 | u32 pgm_ratios; | |
245 | } gmch_pfit; | |
246 | ||
247 | /* Panel fitter placement and size for Ironlake+ */ | |
248 | struct { | |
249 | u32 pos; | |
250 | u32 size; | |
251 | } pch_pfit; | |
b8cecdf5 DV |
252 | }; |
253 | ||
79e53945 JB |
254 | struct intel_crtc { |
255 | struct drm_crtc base; | |
80824003 JB |
256 | enum pipe pipe; |
257 | enum plane plane; | |
79e53945 | 258 | u8 lut_r[256], lut_g[256], lut_b[256]; |
08a48469 DV |
259 | /* |
260 | * Whether the crtc and the connected output pipeline is active. Implies | |
261 | * that crtc->enabled is set, i.e. the current mode configuration has | |
262 | * some outputs connected to this crtc. | |
08a48469 DV |
263 | */ |
264 | bool active; | |
7b9f35a6 | 265 | bool eld_vld; |
93314b5b | 266 | bool primary_disabled; /* is the crtc obscured by a plane? */ |
652c393a | 267 | bool lowfreq_avail; |
02e792fb | 268 | struct intel_overlay *overlay; |
6b95a207 | 269 | struct intel_unpin_work *unpin_work; |
77ffb597 | 270 | int fdi_lanes; |
cda4b7d3 | 271 | |
b4a98e57 CW |
272 | atomic_t unpin_work_count; |
273 | ||
e506a0c6 DV |
274 | /* Display surface base address adjustement for pageflips. Note that on |
275 | * gen4+ this only adjusts up to a tile, offsets within a tile are | |
276 | * handled in the hw itself (with the TILEOFF register). */ | |
277 | unsigned long dspaddr_offset; | |
278 | ||
05394f39 | 279 | struct drm_i915_gem_object *cursor_bo; |
cda4b7d3 CW |
280 | uint32_t cursor_addr; |
281 | int16_t cursor_x, cursor_y; | |
282 | int16_t cursor_width, cursor_height; | |
6b383a7f | 283 | bool cursor_visible; |
4b645f14 | 284 | |
b8cecdf5 DV |
285 | struct intel_crtc_config config; |
286 | ||
ee7b9f93 JB |
287 | /* We can share PLLs across outputs if the timings match */ |
288 | struct intel_pch_pll *pch_pll; | |
6441ab5f | 289 | uint32_t ddi_pll_sel; |
10d83730 VS |
290 | |
291 | /* reset counter value when the last flip was submitted */ | |
292 | unsigned int reset_counter; | |
8664281b PZ |
293 | |
294 | /* Access to these should be protected by dev_priv->irq_lock. */ | |
295 | bool cpu_fifo_underrun_disabled; | |
296 | bool pch_fifo_underrun_disabled; | |
79e53945 JB |
297 | }; |
298 | ||
b840d907 JB |
299 | struct intel_plane { |
300 | struct drm_plane base; | |
7f1f3851 | 301 | int plane; |
b840d907 JB |
302 | enum pipe pipe; |
303 | struct drm_i915_gem_object *obj; | |
2d354c34 | 304 | bool can_scale; |
b840d907 JB |
305 | int max_downscale; |
306 | u32 lut_r[1024], lut_g[1024], lut_b[1024]; | |
5e1bac2f JB |
307 | int crtc_x, crtc_y; |
308 | unsigned int crtc_w, crtc_h; | |
309 | uint32_t src_x, src_y; | |
310 | uint32_t src_w, src_h; | |
b840d907 JB |
311 | void (*update_plane)(struct drm_plane *plane, |
312 | struct drm_framebuffer *fb, | |
313 | struct drm_i915_gem_object *obj, | |
314 | int crtc_x, int crtc_y, | |
315 | unsigned int crtc_w, unsigned int crtc_h, | |
316 | uint32_t x, uint32_t y, | |
317 | uint32_t src_w, uint32_t src_h); | |
318 | void (*disable_plane)(struct drm_plane *plane); | |
8ea30864 JB |
319 | int (*update_colorkey)(struct drm_plane *plane, |
320 | struct drm_intel_sprite_colorkey *key); | |
321 | void (*get_colorkey)(struct drm_plane *plane, | |
322 | struct drm_intel_sprite_colorkey *key); | |
b840d907 JB |
323 | }; |
324 | ||
b445e3b0 ED |
325 | struct intel_watermark_params { |
326 | unsigned long fifo_size; | |
327 | unsigned long max_wm; | |
328 | unsigned long default_wm; | |
329 | unsigned long guard_size; | |
330 | unsigned long cacheline_size; | |
331 | }; | |
332 | ||
333 | struct cxsr_latency { | |
334 | int is_desktop; | |
335 | int is_ddr3; | |
336 | unsigned long fsb_freq; | |
337 | unsigned long mem_freq; | |
338 | unsigned long display_sr; | |
339 | unsigned long display_hpll_disable; | |
340 | unsigned long cursor_sr; | |
341 | unsigned long cursor_hpll_disable; | |
342 | }; | |
343 | ||
79e53945 | 344 | #define to_intel_crtc(x) container_of(x, struct intel_crtc, base) |
5daa55eb | 345 | #define to_intel_connector(x) container_of(x, struct intel_connector, base) |
4ef69c7a | 346 | #define to_intel_encoder(x) container_of(x, struct intel_encoder, base) |
79e53945 | 347 | #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base) |
b840d907 | 348 | #define to_intel_plane(x) container_of(x, struct intel_plane, base) |
79e53945 | 349 | |
45187ace JB |
350 | #define DIP_HEADER_SIZE 5 |
351 | ||
3c17fe4b DH |
352 | #define DIP_TYPE_AVI 0x82 |
353 | #define DIP_VERSION_AVI 0x2 | |
354 | #define DIP_LEN_AVI 13 | |
c846b619 PZ |
355 | #define DIP_AVI_PR_1 0 |
356 | #define DIP_AVI_PR_2 1 | |
abedc077 VS |
357 | #define DIP_AVI_RGB_QUANT_RANGE_DEFAULT (0 << 2) |
358 | #define DIP_AVI_RGB_QUANT_RANGE_LIMITED (1 << 2) | |
359 | #define DIP_AVI_RGB_QUANT_RANGE_FULL (2 << 2) | |
3c17fe4b | 360 | |
26005210 | 361 | #define DIP_TYPE_SPD 0x83 |
c0864cb3 JB |
362 | #define DIP_VERSION_SPD 0x1 |
363 | #define DIP_LEN_SPD 25 | |
364 | #define DIP_SPD_UNKNOWN 0 | |
365 | #define DIP_SPD_DSTB 0x1 | |
366 | #define DIP_SPD_DVDP 0x2 | |
367 | #define DIP_SPD_DVHS 0x3 | |
368 | #define DIP_SPD_HDDVR 0x4 | |
369 | #define DIP_SPD_DVC 0x5 | |
370 | #define DIP_SPD_DSC 0x6 | |
371 | #define DIP_SPD_VCD 0x7 | |
372 | #define DIP_SPD_GAME 0x8 | |
373 | #define DIP_SPD_PC 0x9 | |
374 | #define DIP_SPD_BD 0xa | |
375 | #define DIP_SPD_SCD 0xb | |
376 | ||
3c17fe4b DH |
377 | struct dip_infoframe { |
378 | uint8_t type; /* HB0 */ | |
379 | uint8_t ver; /* HB1 */ | |
380 | uint8_t len; /* HB2 - body len, not including checksum */ | |
381 | uint8_t ecc; /* Header ECC */ | |
382 | uint8_t checksum; /* PB0 */ | |
383 | union { | |
384 | struct { | |
385 | /* PB1 - Y 6:5, A 4:4, B 3:2, S 1:0 */ | |
386 | uint8_t Y_A_B_S; | |
387 | /* PB2 - C 7:6, M 5:4, R 3:0 */ | |
388 | uint8_t C_M_R; | |
389 | /* PB3 - ITC 7:7, EC 6:4, Q 3:2, SC 1:0 */ | |
390 | uint8_t ITC_EC_Q_SC; | |
391 | /* PB4 - VIC 6:0 */ | |
392 | uint8_t VIC; | |
0aa534df PZ |
393 | /* PB5 - YQ 7:6, CN 5:4, PR 3:0 */ |
394 | uint8_t YQ_CN_PR; | |
3c17fe4b DH |
395 | /* PB6 to PB13 */ |
396 | uint16_t top_bar_end; | |
397 | uint16_t bottom_bar_start; | |
398 | uint16_t left_bar_end; | |
399 | uint16_t right_bar_start; | |
81014b9d | 400 | } __attribute__ ((packed)) avi; |
c0864cb3 JB |
401 | struct { |
402 | uint8_t vn[8]; | |
403 | uint8_t pd[16]; | |
404 | uint8_t sdi; | |
81014b9d | 405 | } __attribute__ ((packed)) spd; |
3c17fe4b DH |
406 | uint8_t payload[27]; |
407 | } __attribute__ ((packed)) body; | |
408 | } __attribute__((packed)); | |
409 | ||
f5bbfca3 | 410 | struct intel_hdmi { |
b242b7f7 | 411 | u32 hdmi_reg; |
f5bbfca3 | 412 | int ddc_bus; |
f5bbfca3 | 413 | uint32_t color_range; |
55bc60db | 414 | bool color_range_auto; |
f5bbfca3 ED |
415 | bool has_hdmi_sink; |
416 | bool has_audio; | |
417 | enum hdmi_force_audio force_audio; | |
abedc077 | 418 | bool rgb_quant_range_selectable; |
f5bbfca3 ED |
419 | void (*write_infoframe)(struct drm_encoder *encoder, |
420 | struct dip_infoframe *frame); | |
687f4d06 PZ |
421 | void (*set_infoframes)(struct drm_encoder *encoder, |
422 | struct drm_display_mode *adjusted_mode); | |
f5bbfca3 ED |
423 | }; |
424 | ||
b091cd92 | 425 | #define DP_MAX_DOWNSTREAM_PORTS 0x10 |
54d63ca6 SK |
426 | #define DP_LINK_CONFIGURATION_SIZE 9 |
427 | ||
428 | struct intel_dp { | |
54d63ca6 | 429 | uint32_t output_reg; |
9ed35ab1 | 430 | uint32_t aux_ch_ctl_reg; |
54d63ca6 SK |
431 | uint32_t DP; |
432 | uint8_t link_configuration[DP_LINK_CONFIGURATION_SIZE]; | |
433 | bool has_audio; | |
434 | enum hdmi_force_audio force_audio; | |
435 | uint32_t color_range; | |
55bc60db | 436 | bool color_range_auto; |
54d63ca6 SK |
437 | uint8_t link_bw; |
438 | uint8_t lane_count; | |
439 | uint8_t dpcd[DP_RECEIVER_CAP_SIZE]; | |
b091cd92 | 440 | uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS]; |
54d63ca6 SK |
441 | struct i2c_adapter adapter; |
442 | struct i2c_algo_dp_aux_data algo; | |
443 | bool is_pch_edp; | |
444 | uint8_t train_set[4]; | |
445 | int panel_power_up_delay; | |
446 | int panel_power_down_delay; | |
447 | int panel_power_cycle_delay; | |
448 | int backlight_on_delay; | |
449 | int backlight_off_delay; | |
54d63ca6 SK |
450 | struct delayed_work panel_vdd_work; |
451 | bool want_panel_vdd; | |
dd06f90e | 452 | struct intel_connector *attached_connector; |
54d63ca6 SK |
453 | }; |
454 | ||
da63a9f2 PZ |
455 | struct intel_digital_port { |
456 | struct intel_encoder base; | |
174edf1f | 457 | enum port port; |
876a8cdf | 458 | u32 port_reversal; |
da63a9f2 PZ |
459 | struct intel_dp dp; |
460 | struct intel_hdmi hdmi; | |
461 | }; | |
462 | ||
89b667f8 JB |
463 | static inline int |
464 | vlv_dport_to_channel(struct intel_digital_port *dport) | |
465 | { | |
466 | switch (dport->port) { | |
467 | case PORT_B: | |
468 | return 0; | |
469 | case PORT_C: | |
470 | return 1; | |
471 | default: | |
472 | BUG(); | |
473 | } | |
474 | } | |
475 | ||
f875c15a CW |
476 | static inline struct drm_crtc * |
477 | intel_get_crtc_for_pipe(struct drm_device *dev, int pipe) | |
478 | { | |
479 | struct drm_i915_private *dev_priv = dev->dev_private; | |
480 | return dev_priv->pipe_to_crtc_mapping[pipe]; | |
481 | } | |
482 | ||
417ae147 CW |
483 | static inline struct drm_crtc * |
484 | intel_get_crtc_for_plane(struct drm_device *dev, int plane) | |
485 | { | |
486 | struct drm_i915_private *dev_priv = dev->dev_private; | |
487 | return dev_priv->plane_to_crtc_mapping[plane]; | |
488 | } | |
489 | ||
4e5359cd SF |
490 | struct intel_unpin_work { |
491 | struct work_struct work; | |
b4a98e57 | 492 | struct drm_crtc *crtc; |
05394f39 CW |
493 | struct drm_i915_gem_object *old_fb_obj; |
494 | struct drm_i915_gem_object *pending_flip_obj; | |
4e5359cd | 495 | struct drm_pending_vblank_event *event; |
e7d841ca CW |
496 | atomic_t pending; |
497 | #define INTEL_FLIP_INACTIVE 0 | |
498 | #define INTEL_FLIP_PENDING 1 | |
499 | #define INTEL_FLIP_COMPLETE 2 | |
4e5359cd SF |
500 | bool enable_stall_check; |
501 | }; | |
502 | ||
1630fe75 CW |
503 | struct intel_fbc_work { |
504 | struct delayed_work work; | |
505 | struct drm_crtc *crtc; | |
506 | struct drm_framebuffer *fb; | |
507 | int interval; | |
508 | }; | |
509 | ||
d2acd215 DV |
510 | int intel_pch_rawclk(struct drm_device *dev); |
511 | ||
4eab8136 JN |
512 | int intel_connector_update_modes(struct drm_connector *connector, |
513 | struct edid *edid); | |
335af9a2 | 514 | int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter); |
f0217c42 | 515 | |
3f43c48d | 516 | extern void intel_attach_force_audio_property(struct drm_connector *connector); |
e953fd7b CW |
517 | extern void intel_attach_broadcast_rgb_property(struct drm_connector *connector); |
518 | ||
8664281b | 519 | extern bool intel_pipe_has_type(struct drm_crtc *crtc, int type); |
79e53945 | 520 | extern void intel_crt_init(struct drm_device *dev); |
08d644ad | 521 | extern void intel_hdmi_init(struct drm_device *dev, |
b242b7f7 | 522 | int hdmi_reg, enum port port); |
00c09d70 PZ |
523 | extern void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
524 | struct intel_connector *intel_connector); | |
f5bbfca3 | 525 | extern struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder); |
5bfe2ac0 DV |
526 | extern bool intel_hdmi_compute_config(struct intel_encoder *encoder, |
527 | struct intel_crtc_config *pipe_config); | |
f5bbfca3 | 528 | extern void intel_dip_infoframe_csum(struct dip_infoframe *avi_if); |
eef4eacb DV |
529 | extern bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, |
530 | bool is_sdvob); | |
79e53945 JB |
531 | extern void intel_dvo_init(struct drm_device *dev); |
532 | extern void intel_tv_init(struct drm_device *dev); | |
f047e395 | 533 | extern void intel_mark_busy(struct drm_device *dev); |
f047e395 | 534 | extern void intel_mark_fb_busy(struct drm_i915_gem_object *obj); |
725a5b54 | 535 | extern void intel_mark_idle(struct drm_device *dev); |
c5d1b51d | 536 | extern bool intel_lvds_init(struct drm_device *dev); |
1974cad0 | 537 | extern bool intel_is_dual_link_lvds(struct drm_device *dev); |
ab9d7c30 PZ |
538 | extern void intel_dp_init(struct drm_device *dev, int output_reg, |
539 | enum port port); | |
00c09d70 PZ |
540 | extern void intel_dp_init_connector(struct intel_digital_port *intel_dig_port, |
541 | struct intel_connector *intel_connector); | |
247d89f6 | 542 | extern void intel_dp_init_link_config(struct intel_dp *intel_dp); |
c19b0669 PZ |
543 | extern void intel_dp_start_link_train(struct intel_dp *intel_dp); |
544 | extern void intel_dp_complete_link_train(struct intel_dp *intel_dp); | |
545 | extern void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode); | |
00c09d70 PZ |
546 | extern void intel_dp_encoder_destroy(struct drm_encoder *encoder); |
547 | extern void intel_dp_check_link_status(struct intel_dp *intel_dp); | |
5bfe2ac0 DV |
548 | extern bool intel_dp_compute_config(struct intel_encoder *encoder, |
549 | struct intel_crtc_config *pipe_config); | |
cb0953d7 | 550 | extern bool intel_dpd_is_edp(struct drm_device *dev); |
d6c50ff8 PZ |
551 | extern void ironlake_edp_backlight_on(struct intel_dp *intel_dp); |
552 | extern void ironlake_edp_backlight_off(struct intel_dp *intel_dp); | |
82a4d9c0 PZ |
553 | extern void ironlake_edp_panel_on(struct intel_dp *intel_dp); |
554 | extern void ironlake_edp_panel_off(struct intel_dp *intel_dp); | |
555 | extern void ironlake_edp_panel_vdd_on(struct intel_dp *intel_dp); | |
556 | extern void ironlake_edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync); | |
814948ad | 557 | extern bool intel_encoder_is_pch_edp(struct drm_encoder *encoder); |
7f1f3851 | 558 | extern int intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane); |
6f1d69b0 ED |
559 | extern void intel_flush_display_plane(struct drm_i915_private *dev_priv, |
560 | enum plane plane); | |
32f9d658 | 561 | |
a9573556 | 562 | /* intel_panel.c */ |
dd06f90e JN |
563 | extern int intel_panel_init(struct intel_panel *panel, |
564 | struct drm_display_mode *fixed_mode); | |
1d508706 JN |
565 | extern void intel_panel_fini(struct intel_panel *panel); |
566 | ||
1d8e1c75 CW |
567 | extern void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode, |
568 | struct drm_display_mode *adjusted_mode); | |
b074cec8 JB |
569 | extern void intel_pch_panel_fitting(struct intel_crtc *crtc, |
570 | struct intel_crtc_config *pipe_config, | |
571 | int fitting_mode); | |
2dd24552 JB |
572 | extern void intel_gmch_panel_fitting(struct intel_crtc *crtc, |
573 | struct intel_crtc_config *pipe_config, | |
574 | int fitting_mode); | |
d6540632 JN |
575 | extern void intel_panel_set_backlight(struct drm_device *dev, |
576 | u32 level, u32 max); | |
0657b6b1 | 577 | extern int intel_panel_setup_backlight(struct drm_connector *connector); |
24ded204 DV |
578 | extern void intel_panel_enable_backlight(struct drm_device *dev, |
579 | enum pipe pipe); | |
47356eb6 | 580 | extern void intel_panel_disable_backlight(struct drm_device *dev); |
aaa6fd2a | 581 | extern void intel_panel_destroy_backlight(struct drm_device *dev); |
fe16d949 | 582 | extern enum drm_connector_status intel_panel_detect(struct drm_device *dev); |
1d8e1c75 | 583 | |
d9e55608 | 584 | struct intel_set_config { |
1aa4b628 DV |
585 | struct drm_encoder **save_connector_encoders; |
586 | struct drm_crtc **save_encoder_crtcs; | |
5e2b584e DV |
587 | |
588 | bool fb_changed; | |
589 | bool mode_changed; | |
d9e55608 DV |
590 | }; |
591 | ||
c0c36b94 CW |
592 | extern int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode, |
593 | int x, int y, struct drm_framebuffer *old_fb); | |
a261b246 | 594 | extern void intel_modeset_disable(struct drm_device *dev); |
c0c36b94 | 595 | extern void intel_crtc_restore_mode(struct drm_crtc *crtc); |
79e53945 | 596 | extern void intel_crtc_load_lut(struct drm_crtc *crtc); |
b2cabb0e | 597 | extern void intel_crtc_update_dpms(struct drm_crtc *crtc); |
ea5b213a | 598 | extern void intel_encoder_destroy(struct drm_encoder *encoder); |
5ab432ef | 599 | extern void intel_encoder_dpms(struct intel_encoder *encoder, int mode); |
6ed0f796 | 600 | extern bool intel_encoder_check_is_cloned(struct intel_encoder *encoder); |
5ab432ef | 601 | extern void intel_connector_dpms(struct drm_connector *, int mode); |
f0947c37 | 602 | extern bool intel_connector_get_hw_state(struct intel_connector *connector); |
b980514c | 603 | extern void intel_modeset_check_state(struct drm_device *dev); |
5e1bac2f | 604 | extern void intel_plane_restore(struct drm_plane *plane); |
b980514c | 605 | |
79e53945 | 606 | |
df0e9248 CW |
607 | static inline struct intel_encoder *intel_attached_encoder(struct drm_connector *connector) |
608 | { | |
609 | return to_intel_connector(connector)->encoder; | |
610 | } | |
611 | ||
7739c33b PZ |
612 | static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) |
613 | { | |
da63a9f2 PZ |
614 | struct intel_digital_port *intel_dig_port = |
615 | container_of(encoder, struct intel_digital_port, base.base); | |
616 | return &intel_dig_port->dp; | |
617 | } | |
618 | ||
619 | static inline struct intel_digital_port * | |
620 | enc_to_dig_port(struct drm_encoder *encoder) | |
621 | { | |
622 | return container_of(encoder, struct intel_digital_port, base.base); | |
623 | } | |
624 | ||
625 | static inline struct intel_digital_port * | |
626 | dp_to_dig_port(struct intel_dp *intel_dp) | |
627 | { | |
628 | return container_of(intel_dp, struct intel_digital_port, dp); | |
629 | } | |
630 | ||
631 | static inline struct intel_digital_port * | |
632 | hdmi_to_dig_port(struct intel_hdmi *intel_hdmi) | |
633 | { | |
634 | return container_of(intel_hdmi, struct intel_digital_port, hdmi); | |
7739c33b PZ |
635 | } |
636 | ||
b0ea7d37 DL |
637 | bool ibx_digital_port_connected(struct drm_i915_private *dev_priv, |
638 | struct intel_digital_port *port); | |
639 | ||
df0e9248 CW |
640 | extern void intel_connector_attach_encoder(struct intel_connector *connector, |
641 | struct intel_encoder *encoder); | |
642 | extern struct drm_encoder *intel_best_encoder(struct drm_connector *connector); | |
79e53945 JB |
643 | |
644 | extern struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
645 | struct drm_crtc *crtc); | |
08d7b3d1 CW |
646 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
647 | struct drm_file *file_priv); | |
a5c961d1 PZ |
648 | extern enum transcoder |
649 | intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, | |
650 | enum pipe pipe); | |
9d0498a2 | 651 | extern void intel_wait_for_vblank(struct drm_device *dev, int pipe); |
58e10eb9 | 652 | extern void intel_wait_for_pipe_off(struct drm_device *dev, int pipe); |
d4b1931c | 653 | extern int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp); |
89b667f8 | 654 | extern void vlv_wait_port_ready(struct drm_i915_private *dev_priv, int port); |
8261b191 CW |
655 | |
656 | struct intel_load_detect_pipe { | |
d2dff872 | 657 | struct drm_framebuffer *release_fb; |
8261b191 CW |
658 | bool load_detect_temp; |
659 | int dpms_mode; | |
660 | }; | |
d2434ab7 | 661 | extern bool intel_get_load_detect_pipe(struct drm_connector *connector, |
7173188d | 662 | struct drm_display_mode *mode, |
8261b191 | 663 | struct intel_load_detect_pipe *old); |
d2434ab7 | 664 | extern void intel_release_load_detect_pipe(struct drm_connector *connector, |
8261b191 | 665 | struct intel_load_detect_pipe *old); |
79e53945 | 666 | |
79e53945 JB |
667 | extern void intelfb_restore(void); |
668 | extern void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green, | |
669 | u16 blue, int regno); | |
b8c00ac5 DA |
670 | extern void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green, |
671 | u16 *blue, int regno); | |
0cdab21f | 672 | extern void intel_enable_clock_gating(struct drm_device *dev); |
79e53945 | 673 | |
127bd2ac | 674 | extern int intel_pin_and_fence_fb_obj(struct drm_device *dev, |
05394f39 | 675 | struct drm_i915_gem_object *obj, |
919926ae | 676 | struct intel_ring_buffer *pipelined); |
1690e1eb | 677 | extern void intel_unpin_fb_obj(struct drm_i915_gem_object *obj); |
127bd2ac | 678 | |
38651674 DA |
679 | extern int intel_framebuffer_init(struct drm_device *dev, |
680 | struct intel_framebuffer *ifb, | |
308e5bcb | 681 | struct drm_mode_fb_cmd2 *mode_cmd, |
05394f39 | 682 | struct drm_i915_gem_object *obj); |
38651674 | 683 | extern int intel_fbdev_init(struct drm_device *dev); |
20afbda2 | 684 | extern void intel_fbdev_initial_config(struct drm_device *dev); |
38651674 | 685 | extern void intel_fbdev_fini(struct drm_device *dev); |
3fa016a0 | 686 | extern void intel_fbdev_set_suspend(struct drm_device *dev, int state); |
6b95a207 KH |
687 | extern void intel_prepare_page_flip(struct drm_device *dev, int plane); |
688 | extern void intel_finish_page_flip(struct drm_device *dev, int pipe); | |
1afe3e9d | 689 | extern void intel_finish_page_flip_plane(struct drm_device *dev, int plane); |
6b95a207 | 690 | |
02e792fb DV |
691 | extern void intel_setup_overlay(struct drm_device *dev); |
692 | extern void intel_cleanup_overlay(struct drm_device *dev); | |
ce453d81 | 693 | extern int intel_overlay_switch_off(struct intel_overlay *overlay); |
02e792fb DV |
694 | extern int intel_overlay_put_image(struct drm_device *dev, void *data, |
695 | struct drm_file *file_priv); | |
696 | extern int intel_overlay_attrs(struct drm_device *dev, void *data, | |
697 | struct drm_file *file_priv); | |
4abe3520 | 698 | |
eb1f8e4f | 699 | extern void intel_fb_output_poll_changed(struct drm_device *dev); |
e8e7a2b8 | 700 | extern void intel_fb_restore_mode(struct drm_device *dev); |
645c62a5 | 701 | |
b840d907 JB |
702 | extern void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, |
703 | bool state); | |
704 | #define assert_pipe_enabled(d, p) assert_pipe(d, p, true) | |
705 | #define assert_pipe_disabled(d, p) assert_pipe(d, p, false) | |
706 | ||
645c62a5 | 707 | extern void intel_init_clock_gating(struct drm_device *dev); |
e0dac65e WF |
708 | extern void intel_write_eld(struct drm_encoder *encoder, |
709 | struct drm_display_mode *mode); | |
d4270e57 | 710 | extern void intel_cpt_verify_modeset(struct drm_device *dev, int pipe); |
6cf86a5e DV |
711 | extern void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, |
712 | struct intel_link_m_n *m_n); | |
713 | extern void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc, | |
714 | struct intel_link_m_n *m_n); | |
45244b87 | 715 | extern void intel_prepare_ddi(struct drm_device *dev); |
c82e4d26 | 716 | extern void hsw_fdi_link_train(struct drm_crtc *crtc); |
0e72a5b5 | 717 | extern void intel_ddi_init(struct drm_device *dev, enum port port); |
d4270e57 | 718 | |
b840d907 | 719 | /* For use by IVB LP watermark workaround in intel_sprite.c */ |
f681fa23 | 720 | extern void intel_update_watermarks(struct drm_device *dev); |
b840d907 JB |
721 | extern void intel_update_sprite_watermarks(struct drm_device *dev, int pipe, |
722 | uint32_t sprite_width, | |
723 | int pixel_size); | |
1f8eeabf ED |
724 | extern void intel_update_linetime_watermarks(struct drm_device *dev, int pipe, |
725 | struct drm_display_mode *mode); | |
8ea30864 | 726 | |
bc752862 CW |
727 | extern unsigned long intel_gen4_compute_page_offset(int *x, int *y, |
728 | unsigned int tiling_mode, | |
729 | unsigned int bpp, | |
730 | unsigned int pitch); | |
5a35e99e | 731 | |
8ea30864 JB |
732 | extern int intel_sprite_set_colorkey(struct drm_device *dev, void *data, |
733 | struct drm_file *file_priv); | |
734 | extern int intel_sprite_get_colorkey(struct drm_device *dev, void *data, | |
735 | struct drm_file *file_priv); | |
736 | ||
57f350b6 | 737 | extern u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg); |
e2fa6fba P |
738 | extern void intel_dpio_write(struct drm_i915_private *dev_priv, int reg, |
739 | u32 val); | |
57f350b6 | 740 | |
85208be0 | 741 | /* Power-related functions, located in intel_pm.c */ |
1fa61106 | 742 | extern void intel_init_pm(struct drm_device *dev); |
85208be0 | 743 | /* FBC */ |
85208be0 ED |
744 | extern bool intel_fbc_enabled(struct drm_device *dev); |
745 | extern void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval); | |
746 | extern void intel_update_fbc(struct drm_device *dev); | |
eb48eb00 DV |
747 | /* IPS */ |
748 | extern void intel_gpu_ips_init(struct drm_i915_private *dev_priv); | |
749 | extern void intel_gpu_ips_teardown(void); | |
85208be0 | 750 | |
15d199ea | 751 | extern bool intel_using_power_well(struct drm_device *dev); |
fa42e23c | 752 | extern void intel_init_power_well(struct drm_device *dev); |
cb10799c | 753 | extern void intel_set_power_well(struct drm_device *dev, bool enable); |
8090c6b9 DV |
754 | extern void intel_enable_gt_powersave(struct drm_device *dev); |
755 | extern void intel_disable_gt_powersave(struct drm_device *dev); | |
6590190d | 756 | extern void gen6_gt_check_fifodbg(struct drm_i915_private *dev_priv); |
930ebb46 | 757 | extern void ironlake_teardown_rc6(struct drm_device *dev); |
b3daeaef | 758 | |
85234cdc DV |
759 | extern bool intel_ddi_get_hw_state(struct intel_encoder *encoder, |
760 | enum pipe *pipe); | |
b8fc2f6a | 761 | extern int intel_ddi_get_cdclk_freq(struct drm_i915_private *dev_priv); |
79f689aa | 762 | extern void intel_ddi_pll_init(struct drm_device *dev); |
8228c251 | 763 | extern void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc); |
ad80a810 PZ |
764 | extern void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv, |
765 | enum transcoder cpu_transcoder); | |
fc914639 PZ |
766 | extern void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc); |
767 | extern void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc); | |
6441ab5f PZ |
768 | extern void intel_ddi_setup_hw_pll_state(struct drm_device *dev); |
769 | extern bool intel_ddi_pll_mode_set(struct drm_crtc *crtc, int clock); | |
6441ab5f | 770 | extern void intel_ddi_put_crtc_pll(struct drm_crtc *crtc); |
dae84799 | 771 | extern void intel_ddi_set_pipe_settings(struct drm_crtc *crtc); |
c19b0669 | 772 | extern void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder); |
1ad960f2 PZ |
773 | extern bool |
774 | intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector); | |
775 | extern void intel_ddi_fdi_disable(struct drm_crtc *crtc); | |
72662e10 | 776 | |
96a02917 | 777 | extern void intel_display_handle_reset(struct drm_device *dev); |
8664281b PZ |
778 | extern bool intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev, |
779 | enum pipe pipe, | |
780 | bool enable); | |
781 | extern bool intel_set_pch_fifo_underrun_reporting(struct drm_device *dev, | |
782 | enum transcoder pch_transcoder, | |
783 | bool enable); | |
96a02917 | 784 | |
79e53945 | 785 | #endif /* __INTEL_DRV_H__ */ |