]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/i915/intel_drv.h
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: select the correct pipe when using TRANSCODER_EDP
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / i915 / intel_drv.h
CommitLineData
79e53945
JB		 1/*
2 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
3 * Copyright (c) 2007-2008 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
23 * IN THE SOFTWARE.
24 */
25#ifndef __INTEL_DRV_H__
26#define __INTEL_DRV_H__
27
28#include <linux/i2c.h>
760285e7 29#include <drm/i915_drm.h>
80824003 30#include "i915_drv.h"
760285e7
DH		 31#include <drm/drm_crtc.h>
32#include <drm/drm_crtc_helper.h>
33#include <drm/drm_fb_helper.h>
612a9aab 34#include <drm/drm_dp_helper.h>
913d8d11 35
481b6af3 36#define _wait_for(COND, MS, W) ({ \
913d8d11
CW		 37 unsigned long timeout__ = jiffies + msecs_to_jiffies(MS); \
38 int ret__ = 0; \
0206e353 39 while (!(COND)) { \
913d8d11
CW		 40 if (time_after(jiffies, timeout__)) { \
41 ret__ = -ETIMEDOUT; \
42 break; \
43 } \
0cc2764c
BW		 44 if (W && drm_can_sleep()) { \
45 msleep(W); \
46 } else { \
47 cpu_relax(); \
48 } \
913d8d11
CW		 49 } \
50 ret__; \
51})
52
57f350b6 53#define wait_for_atomic_us(COND, US) ({ \
bcf9dcc1
CW		 54 unsigned long timeout__ = jiffies + usecs_to_jiffies(US); \
55 int ret__ = 0; \
56 while (!(COND)) { \
57 if (time_after(jiffies, timeout__)) { \
58 ret__ = -ETIMEDOUT; \
59 break; \
60 } \
61 cpu_relax(); \
62 } \
63 ret__; \
57f350b6
JB		 64})
65
481b6af3
CW		 66#define wait_for(COND, MS) _wait_for(COND, MS, 1)
67#define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0)
68
021357ac
CW		 69#define KHz(x) (1000*x)
70#define MHz(x) KHz(1000*x)
71
79e53945
JB		 72/*
73 * Display related stuff
74 */
75
76/* store information about an Ixxx DVO */
77/* The i830->i865 use multiple DVOs with multiple i2cs */
78/* the i915, i945 have a single sDVO i2c bus - which is different */
79#define MAX_OUTPUTS 6
80/* maximum connectors per crtcs in the mode set */
81#define INTELFB_CONN_LIMIT 4
82
83#define INTEL_I2C_BUS_DVO 1
84#define INTEL_I2C_BUS_SDVO 2
85
86/* these are outputs from the chip - integrated only
87 external chips are via DVO or SDVO output */
88#define INTEL_OUTPUT_UNUSED 0
89#define INTEL_OUTPUT_ANALOG 1
90#define INTEL_OUTPUT_DVO 2
91#define INTEL_OUTPUT_SDVO 3
92#define INTEL_OUTPUT_LVDS 4
93#define INTEL_OUTPUT_TVOUT 5
7d57382e 94#define INTEL_OUTPUT_HDMI 6
a4fc5ed6 95#define INTEL_OUTPUT_DISPLAYPORT 7
32f9d658 96#define INTEL_OUTPUT_EDP 8
79e53945
JB		 97
98#define INTEL_DVO_CHIP_NONE 0
99#define INTEL_DVO_CHIP_LVDS 1
100#define INTEL_DVO_CHIP_TMDS 2
101#define INTEL_DVO_CHIP_TVOUT 4
102
6c9547ff
CW		 103/* drm_display_mode->private_flags */
104#define INTEL_MODE_PIXEL_MULTIPLIER_SHIFT (0x0)
105#define INTEL_MODE_PIXEL_MULTIPLIER_MASK (0xf << INTEL_MODE_PIXEL_MULTIPLIER_SHIFT)
3b5c78a3 106#define INTEL_MODE_DP_FORCE_6BPC (0x10)
f9bef081
DV		 107/* This flag must be set by the encoder's mode_fixup if it changes the crtc
108 * timings in the mode to prevent the crtc fixup from overwriting them.
109 * Currently only lvds needs that. */
110#define INTEL_MODE_CRTC_TIMINGS_SET (0x20)
6c9547ff
CW		 111
112static inline void
113intel_mode_set_pixel_multiplier(struct drm_display_mode *mode,
114 int multiplier)
115{
116 mode->clock *= multiplier;
117 mode->private_flags |= multiplier;
118}
119
120static inline int
121intel_mode_get_pixel_multiplier(const struct drm_display_mode *mode)
122{
123 return (mode->private_flags & INTEL_MODE_PIXEL_MULTIPLIER_MASK) >> INTEL_MODE_PIXEL_MULTIPLIER_SHIFT;
124}
125
79e53945
JB		 126struct intel_framebuffer {
127 struct drm_framebuffer base;
05394f39 128 struct drm_i915_gem_object *obj;
79e53945
JB		 129};
130
37811fcc
CW		 131struct intel_fbdev {
132 struct drm_fb_helper helper;
133 struct intel_framebuffer ifb;
134 struct list_head fbdev_list;
135 struct drm_display_mode *our_mode;
136};
79e53945 137
21d40d37 138struct intel_encoder {
4ef69c7a 139 struct drm_encoder base;
9a935856
DV		 140 /*
141 * The new crtc this encoder will be driven from. Only differs from
142 * base->crtc while a modeset is in progress.
143 */
144 struct intel_crtc *new_crtc;
145
79e53945 146 int type;
e2f0ba97 147 bool needs_tv_clock;
66a9278e
DV		 148 /*
149 * Intel hw has only one MUX where encoders could be clone, hence a
150 * simple flag is enough to compute the possible_clones mask.
151 */
152 bool cloneable;
5ab432ef 153 bool connectors_active;
21d40d37 154 void (*hot_plug)(struct intel_encoder *);
bf49ec8c 155 void (*pre_enable)(struct intel_encoder *);
ef9c3aee
DV		 156 void (*enable)(struct intel_encoder *);
157 void (*disable)(struct intel_encoder *);
bf49ec8c 158 void (*post_disable)(struct intel_encoder *);
f0947c37
DV		 159 /* Read out the current hw state of this connector, returning true if
160 * the encoder is active. If the encoder is enabled it also set the pipe
161 * it is connected to in the pipe parameter. */
162 bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe);
f8aed700 163 int crtc_mask;
79e53945
JB		 164};
165
1d508706 166struct intel_panel {
dd06f90e 167 struct drm_display_mode *fixed_mode;
1d508706
JN		 168};
169
5daa55eb
ZW		 170struct intel_connector {
171 struct drm_connector base;
9a935856
DV		 172 /*
173 * The fixed encoder this connector is connected to.
174 */
df0e9248 175 struct intel_encoder *encoder;
9a935856
DV		 176
177 /*
178 * The new encoder this connector will be driven. Only differs from
179 * encoder while a modeset is in progress.
180 */
181 struct intel_encoder *new_encoder;
182
f0947c37
DV		 183 /* Reads out the current hw, returning true if the connector is enabled
184 * and active (i.e. dpms ON state). */
185 bool (*get_hw_state)(struct intel_connector *);
1d508706
JN		 186
187 /* Panel info for eDP and LVDS */
188 struct intel_panel panel;
9cd300e0
JN		 189
190 /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */
191 struct edid *edid;
5daa55eb
ZW		 192};
193
79e53945
JB		 194struct intel_crtc {
195 struct drm_crtc base;
80824003
JB		 196 enum pipe pipe;
197 enum plane plane;
a5c961d1 198 enum transcoder cpu_transcoder;
79e53945 199 u8 lut_r[256], lut_g[256], lut_b[256];
08a48469
DV		 200 /*
201 * Whether the crtc and the connected output pipeline is active. Implies
202 * that crtc->enabled is set, i.e. the current mode configuration has
203 * some outputs connected to this crtc.
08a48469
DV		 204 */
205 bool active;
93314b5b 206 bool primary_disabled; /* is the crtc obscured by a plane? */
652c393a 207 bool lowfreq_avail;
02e792fb 208 struct intel_overlay *overlay;
6b95a207 209 struct intel_unpin_work *unpin_work;
77ffb597 210 int fdi_lanes;
cda4b7d3 211
e506a0c6
DV		 212 /* Display surface base address adjustement for pageflips. Note that on
213 * gen4+ this only adjusts up to a tile, offsets within a tile are
214 * handled in the hw itself (with the TILEOFF register). */
215 unsigned long dspaddr_offset;
216
05394f39 217 struct drm_i915_gem_object *cursor_bo;
cda4b7d3
CW		 218 uint32_t cursor_addr;
219 int16_t cursor_x, cursor_y;
220 int16_t cursor_width, cursor_height;
6b383a7f 221 bool cursor_visible;
5a354204 222 unsigned int bpp;
4b645f14 223
ee7b9f93
JB		 224 /* We can share PLLs across outputs if the timings match */
225 struct intel_pch_pll *pch_pll;
6441ab5f 226 uint32_t ddi_pll_sel;
79e53945
JB		 227};
228
b840d907
JB		 229struct intel_plane {
230 struct drm_plane base;
231 enum pipe pipe;
232 struct drm_i915_gem_object *obj;
2d354c34 233 bool can_scale;
b840d907
JB		 234 int max_downscale;
235 u32 lut_r[1024], lut_g[1024], lut_b[1024];
236 void (*update_plane)(struct drm_plane *plane,
237 struct drm_framebuffer *fb,
238 struct drm_i915_gem_object *obj,
239 int crtc_x, int crtc_y,
240 unsigned int crtc_w, unsigned int crtc_h,
241 uint32_t x, uint32_t y,
242 uint32_t src_w, uint32_t src_h);
243 void (*disable_plane)(struct drm_plane *plane);
8ea30864
JB		 244 int (*update_colorkey)(struct drm_plane *plane,
245 struct drm_intel_sprite_colorkey *key);
246 void (*get_colorkey)(struct drm_plane *plane,
247 struct drm_intel_sprite_colorkey *key);
b840d907
JB		 248};
249
b445e3b0
ED		 250struct intel_watermark_params {
251 unsigned long fifo_size;
252 unsigned long max_wm;
253 unsigned long default_wm;
254 unsigned long guard_size;
255 unsigned long cacheline_size;
256};
257
258struct cxsr_latency {
259 int is_desktop;
260 int is_ddr3;
261 unsigned long fsb_freq;
262 unsigned long mem_freq;
263 unsigned long display_sr;
264 unsigned long display_hpll_disable;
265 unsigned long cursor_sr;
266 unsigned long cursor_hpll_disable;
267};
268
79e53945 269#define to_intel_crtc(x) container_of(x, struct intel_crtc, base)
5daa55eb 270#define to_intel_connector(x) container_of(x, struct intel_connector, base)
4ef69c7a 271#define to_intel_encoder(x) container_of(x, struct intel_encoder, base)
79e53945 272#define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base)
b840d907 273#define to_intel_plane(x) container_of(x, struct intel_plane, base)
79e53945 274
45187ace
JB		 275#define DIP_HEADER_SIZE 5
276
3c17fe4b
DH		 277#define DIP_TYPE_AVI 0x82
278#define DIP_VERSION_AVI 0x2
279#define DIP_LEN_AVI 13
c846b619
PZ		 280#define DIP_AVI_PR_1 0
281#define DIP_AVI_PR_2 1
3c17fe4b 282
26005210 283#define DIP_TYPE_SPD 0x83
c0864cb3
JB		 284#define DIP_VERSION_SPD 0x1
285#define DIP_LEN_SPD 25
286#define DIP_SPD_UNKNOWN 0
287#define DIP_SPD_DSTB 0x1
288#define DIP_SPD_DVDP 0x2
289#define DIP_SPD_DVHS 0x3
290#define DIP_SPD_HDDVR 0x4
291#define DIP_SPD_DVC 0x5
292#define DIP_SPD_DSC 0x6
293#define DIP_SPD_VCD 0x7
294#define DIP_SPD_GAME 0x8
295#define DIP_SPD_PC 0x9
296#define DIP_SPD_BD 0xa
297#define DIP_SPD_SCD 0xb
298
3c17fe4b
DH		 299struct dip_infoframe {
300 uint8_t type; /* HB0 */
301 uint8_t ver; /* HB1 */
302 uint8_t len; /* HB2 - body len, not including checksum */
303 uint8_t ecc; /* Header ECC */
304 uint8_t checksum; /* PB0 */
305 union {
306 struct {
307 /* PB1 - Y 6:5, A 4:4, B 3:2, S 1:0 */
308 uint8_t Y_A_B_S;
309 /* PB2 - C 7:6, M 5:4, R 3:0 */
310 uint8_t C_M_R;
311 /* PB3 - ITC 7:7, EC 6:4, Q 3:2, SC 1:0 */
312 uint8_t ITC_EC_Q_SC;
313 /* PB4 - VIC 6:0 */
314 uint8_t VIC;
0aa534df
PZ		 315 /* PB5 - YQ 7:6, CN 5:4, PR 3:0 */
316 uint8_t YQ_CN_PR;
3c17fe4b
DH		 317 /* PB6 to PB13 */
318 uint16_t top_bar_end;
319 uint16_t bottom_bar_start;
320 uint16_t left_bar_end;
321 uint16_t right_bar_start;
81014b9d 322 } __attribute__ ((packed)) avi;
c0864cb3
JB		 323 struct {
324 uint8_t vn[8];
325 uint8_t pd[16];
326 uint8_t sdi;
81014b9d 327 } __attribute__ ((packed)) spd;
3c17fe4b
DH		 328 uint8_t payload[27];
329 } __attribute__ ((packed)) body;
330} __attribute__((packed));
331
f5bbfca3
ED		 332struct intel_hdmi {
333 struct intel_encoder base;
334 u32 sdvox_reg;
335 int ddc_bus;
336 int ddi_port;
337 uint32_t color_range;
338 bool has_hdmi_sink;
339 bool has_audio;
340 enum hdmi_force_audio force_audio;
341 void (*write_infoframe)(struct drm_encoder *encoder,
342 struct dip_infoframe *frame);
687f4d06
PZ		 343 void (*set_infoframes)(struct drm_encoder *encoder,
344 struct drm_display_mode *adjusted_mode);
f5bbfca3
ED		 345};
346
b091cd92 347#define DP_MAX_DOWNSTREAM_PORTS 0x10
54d63ca6
SK		 348#define DP_LINK_CONFIGURATION_SIZE 9
349
350struct intel_dp {
351 struct intel_encoder base;
352 uint32_t output_reg;
353 uint32_t DP;
354 uint8_t link_configuration[DP_LINK_CONFIGURATION_SIZE];
355 bool has_audio;
356 enum hdmi_force_audio force_audio;
ab9d7c30 357 enum port port;
54d63ca6 358 uint32_t color_range;
54d63ca6
SK		 359 uint8_t link_bw;
360 uint8_t lane_count;
361 uint8_t dpcd[DP_RECEIVER_CAP_SIZE];
b091cd92 362 uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS];
54d63ca6
SK		 363 struct i2c_adapter adapter;
364 struct i2c_algo_dp_aux_data algo;
365 bool is_pch_edp;
366 uint8_t train_set[4];
367 int panel_power_up_delay;
368 int panel_power_down_delay;
369 int panel_power_cycle_delay;
370 int backlight_on_delay;
371 int backlight_off_delay;
54d63ca6
SK		 372 struct delayed_work panel_vdd_work;
373 bool want_panel_vdd;
dd06f90e 374 struct intel_connector *attached_connector;
54d63ca6
SK		 375};
376
f875c15a
CW		 377static inline struct drm_crtc *
378intel_get_crtc_for_pipe(struct drm_device *dev, int pipe)
379{
380 struct drm_i915_private *dev_priv = dev->dev_private;
381 return dev_priv->pipe_to_crtc_mapping[pipe];
382}
383
417ae147
CW		 384static inline struct drm_crtc *
385intel_get_crtc_for_plane(struct drm_device *dev, int plane)
386{
387 struct drm_i915_private *dev_priv = dev->dev_private;
388 return dev_priv->plane_to_crtc_mapping[plane];
389}
390
4e5359cd
SF		 391struct intel_unpin_work {
392 struct work_struct work;
393 struct drm_device *dev;
05394f39
CW		 394 struct drm_i915_gem_object *old_fb_obj;
395 struct drm_i915_gem_object *pending_flip_obj;
4e5359cd
SF		 396 struct drm_pending_vblank_event *event;
397 int pending;
398 bool enable_stall_check;
399};
400
1630fe75
CW		 401struct intel_fbc_work {
402 struct delayed_work work;
403 struct drm_crtc *crtc;
404 struct drm_framebuffer *fb;
405 int interval;
406};
407
d2acd215
DV		 408int intel_pch_rawclk(struct drm_device *dev);
409
4eab8136
JN		 410int intel_connector_update_modes(struct drm_connector *connector,
411 struct edid *edid);
335af9a2 412int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter);
f0217c42 413
3f43c48d 414extern void intel_attach_force_audio_property(struct drm_connector *connector);
e953fd7b
CW		 415extern void intel_attach_broadcast_rgb_property(struct drm_connector *connector);
416
79e53945 417extern void intel_crt_init(struct drm_device *dev);
08d644ad
DV		 418extern void intel_hdmi_init(struct drm_device *dev,
419 int sdvox_reg, enum port port);
f5bbfca3 420extern struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder);
f5bbfca3 421extern void intel_dip_infoframe_csum(struct dip_infoframe *avi_if);
eef4eacb
DV		 422extern bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg,
423 bool is_sdvob);
79e53945
JB		 424extern void intel_dvo_init(struct drm_device *dev);
425extern void intel_tv_init(struct drm_device *dev);
f047e395
CW		 426extern void intel_mark_busy(struct drm_device *dev);
427extern void intel_mark_idle(struct drm_device *dev);
428extern void intel_mark_fb_busy(struct drm_i915_gem_object *obj);
429extern void intel_mark_fb_idle(struct drm_i915_gem_object *obj);
c5d1b51d 430extern bool intel_lvds_init(struct drm_device *dev);
ab9d7c30
PZ		 431extern void intel_dp_init(struct drm_device *dev, int output_reg,
432 enum port port);
a4fc5ed6
KP		 433void
434intel_dp_set_m_n(struct drm_crtc *crtc, struct drm_display_mode *mode,
435 struct drm_display_mode *adjusted_mode);
247d89f6 436extern void intel_dp_init_link_config(struct intel_dp *intel_dp);
c19b0669
PZ		 437extern void intel_dp_start_link_train(struct intel_dp *intel_dp);
438extern void intel_dp_complete_link_train(struct intel_dp *intel_dp);
439extern void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode);
cb0953d7 440extern bool intel_dpd_is_edp(struct drm_device *dev);
0206e353 441extern void intel_edp_link_config(struct intel_encoder *, int *, int *);
94bf2ced
DV		 442extern int intel_edp_target_clock(struct intel_encoder *,
443 struct drm_display_mode *mode);
814948ad 444extern bool intel_encoder_is_pch_edp(struct drm_encoder *encoder);
b840d907 445extern int intel_plane_init(struct drm_device *dev, enum pipe pipe);
6f1d69b0
ED		 446extern void intel_flush_display_plane(struct drm_i915_private *dev_priv,
447 enum plane plane);
32f9d658 448
a9573556 449/* intel_panel.c */
dd06f90e
JN		 450extern int intel_panel_init(struct intel_panel *panel,
451 struct drm_display_mode *fixed_mode);
1d508706
JN		 452extern void intel_panel_fini(struct intel_panel *panel);
453
1d8e1c75
CW		 454extern void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode,
455 struct drm_display_mode *adjusted_mode);
456extern void intel_pch_panel_fitting(struct drm_device *dev,
457 int fitting_mode,
cb1793ce 458 const struct drm_display_mode *mode,
1d8e1c75 459 struct drm_display_mode *adjusted_mode);
a9573556 460extern u32 intel_panel_get_max_backlight(struct drm_device *dev);
a9573556 461extern void intel_panel_set_backlight(struct drm_device *dev, u32 level);
0657b6b1 462extern int intel_panel_setup_backlight(struct drm_connector *connector);
24ded204
DV		 463extern void intel_panel_enable_backlight(struct drm_device *dev,
464 enum pipe pipe);
47356eb6 465extern void intel_panel_disable_backlight(struct drm_device *dev);
aaa6fd2a 466extern void intel_panel_destroy_backlight(struct drm_device *dev);
fe16d949 467extern enum drm_connector_status intel_panel_detect(struct drm_device *dev);
1d8e1c75 468
d9e55608 469struct intel_set_config {
1aa4b628
DV		 470 struct drm_encoder **save_connector_encoders;
471 struct drm_crtc **save_encoder_crtcs;
5e2b584e
DV		 472
473 bool fb_changed;
474 bool mode_changed;
d9e55608
DV		 475};
476
a6778b3c
DV		 477extern bool intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode,
478 int x, int y, struct drm_framebuffer *old_fb);
a261b246 479extern void intel_modeset_disable(struct drm_device *dev);
79e53945 480extern void intel_crtc_load_lut(struct drm_crtc *crtc);
b2cabb0e 481extern void intel_crtc_update_dpms(struct drm_crtc *crtc);
1f703855 482extern void intel_encoder_noop(struct drm_encoder *encoder);
ea5b213a 483extern void intel_encoder_destroy(struct drm_encoder *encoder);
5ab432ef 484extern void intel_encoder_dpms(struct intel_encoder *encoder, int mode);
6ed0f796 485extern bool intel_encoder_check_is_cloned(struct intel_encoder *encoder);
5ab432ef 486extern void intel_connector_dpms(struct drm_connector *, int mode);
f0947c37 487extern bool intel_connector_get_hw_state(struct intel_connector *connector);
b980514c
DV		 488extern void intel_modeset_check_state(struct drm_device *dev);
489
79e53945 490
df0e9248
CW		 491static inline struct intel_encoder *intel_attached_encoder(struct drm_connector *connector)
492{
493 return to_intel_connector(connector)->encoder;
494}
495
7739c33b
PZ		 496static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder)
497{
498 return container_of(encoder, struct intel_dp, base.base);
499}
500
df0e9248
CW		 501extern void intel_connector_attach_encoder(struct intel_connector *connector,
502 struct intel_encoder *encoder);
503extern struct drm_encoder *intel_best_encoder(struct drm_connector *connector);
79e53945
JB		 504
505extern struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
506 struct drm_crtc *crtc);
08d7b3d1
CW		 507int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
508 struct drm_file *file_priv);
a5c961d1
PZ		 509extern enum transcoder
510intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
511 enum pipe pipe);
9d0498a2 512extern void intel_wait_for_vblank(struct drm_device *dev, int pipe);
58e10eb9 513extern void intel_wait_for_pipe_off(struct drm_device *dev, int pipe);
8261b191
CW		 514
515struct intel_load_detect_pipe {
d2dff872 516 struct drm_framebuffer *release_fb;
8261b191
CW		 517 bool load_detect_temp;
518 int dpms_mode;
519};
d2434ab7 520extern bool intel_get_load_detect_pipe(struct drm_connector *connector,
7173188d 521 struct drm_display_mode *mode,
8261b191 522 struct intel_load_detect_pipe *old);
d2434ab7 523extern void intel_release_load_detect_pipe(struct drm_connector *connector,
8261b191 524 struct intel_load_detect_pipe *old);
79e53945 525
79e53945
JB		 526extern void intelfb_restore(void);
527extern void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
528 u16 blue, int regno);
b8c00ac5
DA		 529extern void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
530 u16 *blue, int regno);
0cdab21f 531extern void intel_enable_clock_gating(struct drm_device *dev);
79e53945 532
127bd2ac 533extern int intel_pin_and_fence_fb_obj(struct drm_device *dev,
05394f39 534 struct drm_i915_gem_object *obj,
919926ae 535 struct intel_ring_buffer *pipelined);
1690e1eb 536extern void intel_unpin_fb_obj(struct drm_i915_gem_object *obj);
127bd2ac 537
38651674
DA		 538extern int intel_framebuffer_init(struct drm_device *dev,
539 struct intel_framebuffer *ifb,
308e5bcb 540 struct drm_mode_fb_cmd2 *mode_cmd,
05394f39 541 struct drm_i915_gem_object *obj);
38651674
DA		 542extern int intel_fbdev_init(struct drm_device *dev);
543extern void intel_fbdev_fini(struct drm_device *dev);
3fa016a0 544extern void intel_fbdev_set_suspend(struct drm_device *dev, int state);
6b95a207
KH		 545extern void intel_prepare_page_flip(struct drm_device *dev, int plane);
546extern void intel_finish_page_flip(struct drm_device *dev, int pipe);
1afe3e9d 547extern void intel_finish_page_flip_plane(struct drm_device *dev, int plane);
6b95a207 548
02e792fb
DV		 549extern void intel_setup_overlay(struct drm_device *dev);
550extern void intel_cleanup_overlay(struct drm_device *dev);
ce453d81 551extern int intel_overlay_switch_off(struct intel_overlay *overlay);
02e792fb
DV		 552extern int intel_overlay_put_image(struct drm_device *dev, void *data,
553 struct drm_file *file_priv);
554extern int intel_overlay_attrs(struct drm_device *dev, void *data,
555 struct drm_file *file_priv);
4abe3520 556
eb1f8e4f 557extern void intel_fb_output_poll_changed(struct drm_device *dev);
e8e7a2b8 558extern void intel_fb_restore_mode(struct drm_device *dev);
645c62a5 559
b840d907
JB		 560extern void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
561 bool state);
562#define assert_pipe_enabled(d, p) assert_pipe(d, p, true)
563#define assert_pipe_disabled(d, p) assert_pipe(d, p, false)
564
645c62a5 565extern void intel_init_clock_gating(struct drm_device *dev);
e0dac65e
WF		 566extern void intel_write_eld(struct drm_encoder *encoder,
567 struct drm_display_mode *mode);
d4270e57 568extern void intel_cpt_verify_modeset(struct drm_device *dev, int pipe);
45244b87 569extern void intel_prepare_ddi(struct drm_device *dev);
c82e4d26 570extern void hsw_fdi_link_train(struct drm_crtc *crtc);
0e72a5b5 571extern void intel_ddi_init(struct drm_device *dev, enum port port);
d4270e57 572
b840d907 573/* For use by IVB LP watermark workaround in intel_sprite.c */
f681fa23 574extern void intel_update_watermarks(struct drm_device *dev);
b840d907
JB		 575extern void intel_update_sprite_watermarks(struct drm_device *dev, int pipe,
576 uint32_t sprite_width,
577 int pixel_size);
1f8eeabf
ED		 578extern void intel_update_linetime_watermarks(struct drm_device *dev, int pipe,
579 struct drm_display_mode *mode);
8ea30864
JB		 580
581extern int intel_sprite_set_colorkey(struct drm_device *dev, void *data,
582 struct drm_file *file_priv);
583extern int intel_sprite_get_colorkey(struct drm_device *dev, void *data,
584 struct drm_file *file_priv);
585
57f350b6
JB		 586extern u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg);
587
85208be0 588/* Power-related functions, located in intel_pm.c */
1fa61106 589extern void intel_init_pm(struct drm_device *dev);
85208be0 590/* FBC */
85208be0
ED		 591extern bool intel_fbc_enabled(struct drm_device *dev);
592extern void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval);
593extern void intel_update_fbc(struct drm_device *dev);
eb48eb00
DV		 594/* IPS */
595extern void intel_gpu_ips_init(struct drm_i915_private *dev_priv);
596extern void intel_gpu_ips_teardown(void);
85208be0 597
0232e927 598extern void intel_init_power_wells(struct drm_device *dev);
8090c6b9
DV		 599extern void intel_enable_gt_powersave(struct drm_device *dev);
600extern void intel_disable_gt_powersave(struct drm_device *dev);
6590190d 601extern void gen6_gt_check_fifodbg(struct drm_i915_private *dev_priv);
930ebb46 602extern void ironlake_teardown_rc6(struct drm_device *dev);
b3daeaef 603
5ab432ef
DV		 604extern void intel_enable_ddi(struct intel_encoder *encoder);
605extern void intel_disable_ddi(struct intel_encoder *encoder);
85234cdc
DV		 606extern bool intel_ddi_get_hw_state(struct intel_encoder *encoder,
607 enum pipe *pipe);
72662e10
ED		 608extern void intel_ddi_mode_set(struct drm_encoder *encoder,
609 struct drm_display_mode *mode,
610 struct drm_display_mode *adjusted_mode);
79f689aa 611extern void intel_ddi_pll_init(struct drm_device *dev);
8d9ddbcb 612extern void intel_ddi_enable_pipe_func(struct drm_crtc *crtc);
ad80a810
PZ		 613extern void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv,
614 enum transcoder cpu_transcoder);
fc914639
PZ		 615extern void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc);
616extern void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc);
6441ab5f
PZ		 617extern void intel_ddi_setup_hw_pll_state(struct drm_device *dev);
618extern bool intel_ddi_pll_mode_set(struct drm_crtc *crtc, int clock);
619extern void intel_ddi_pre_enable(struct intel_encoder *intel_encoder);
620extern void intel_ddi_post_disable(struct intel_encoder *intel_encoder);
621extern void intel_ddi_put_crtc_pll(struct drm_crtc *crtc);
dae84799 622extern void intel_ddi_set_pipe_settings(struct drm_crtc *crtc);
c19b0669 623extern void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder);
72662e10 624
79e53945 625#endif /* __INTEL_DRV_H__ */
ubuntu-bionic-kernel mirror