]>
Commit | Line | Data |
---|---|---|
5b435de0 AS |
1 | /* |
2 | * Copyright (c) 2010 Broadcom Corporation | |
3 | * | |
4 | * Permission to use, copy, modify, and/or distribute this software for any | |
5 | * purpose with or without fee is hereby granted, provided that the above | |
6 | * copyright notice and this permission notice appear in all copies. | |
7 | * | |
8 | * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES | |
9 | * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF | |
10 | * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY | |
11 | * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES | |
12 | * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION | |
13 | * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN | |
14 | * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. | |
15 | */ | |
16 | ||
17 | #include <linux/types.h> | |
18 | #include <linux/kernel.h> | |
19 | #include <linux/kthread.h> | |
20 | #include <linux/printk.h> | |
21 | #include <linux/pci_ids.h> | |
22 | #include <linux/netdevice.h> | |
23 | #include <linux/interrupt.h> | |
24 | #include <linux/sched.h> | |
25 | #include <linux/mmc/sdio.h> | |
26 | #include <linux/mmc/sdio_func.h> | |
27 | #include <linux/mmc/card.h> | |
28 | #include <linux/semaphore.h> | |
29 | #include <linux/firmware.h> | |
b7a57e76 | 30 | #include <linux/module.h> |
99ba15cd | 31 | #include <linux/bcma/bcma.h> |
4fc0d016 | 32 | #include <linux/debugfs.h> |
8dc01811 | 33 | #include <linux/vmalloc.h> |
5b435de0 AS |
34 | #include <asm/unaligned.h> |
35 | #include <defs.h> | |
36 | #include <brcmu_wifi.h> | |
37 | #include <brcmu_utils.h> | |
38 | #include <brcm_hw_ids.h> | |
39 | #include <soc.h> | |
40 | #include "sdio_host.h" | |
a83369b6 | 41 | #include "sdio_chip.h" |
5b435de0 AS |
42 | |
43 | #define DCMD_RESP_TIMEOUT 2000 /* In milli second */ | |
44 | ||
8ae74654 | 45 | #ifdef DEBUG |
5b435de0 AS |
46 | |
47 | #define BRCMF_TRAP_INFO_SIZE 80 | |
48 | ||
49 | #define CBUF_LEN (128) | |
50 | ||
4fc0d016 AS |
51 | /* Device console log buffer state */ |
52 | #define CONSOLE_BUFFER_MAX 2024 | |
53 | ||
5b435de0 AS |
54 | struct rte_log_le { |
55 | __le32 buf; /* Can't be pointer on (64-bit) hosts */ | |
56 | __le32 buf_size; | |
57 | __le32 idx; | |
58 | char *_buf_compat; /* Redundant pointer for backward compat. */ | |
59 | }; | |
60 | ||
61 | struct rte_console { | |
62 | /* Virtual UART | |
63 | * When there is no UART (e.g. Quickturn), | |
64 | * the host should write a complete | |
65 | * input line directly into cbuf and then write | |
66 | * the length into vcons_in. | |
67 | * This may also be used when there is a real UART | |
68 | * (at risk of conflicting with | |
69 | * the real UART). vcons_out is currently unused. | |
70 | */ | |
71 | uint vcons_in; | |
72 | uint vcons_out; | |
73 | ||
74 | /* Output (logging) buffer | |
75 | * Console output is written to a ring buffer log_buf at index log_idx. | |
76 | * The host may read the output when it sees log_idx advance. | |
77 | * Output will be lost if the output wraps around faster than the host | |
78 | * polls. | |
79 | */ | |
80 | struct rte_log_le log_le; | |
81 | ||
82 | /* Console input line buffer | |
83 | * Characters are read one at a time into cbuf | |
84 | * until <CR> is received, then | |
85 | * the buffer is processed as a command line. | |
86 | * Also used for virtual UART. | |
87 | */ | |
88 | uint cbuf_idx; | |
89 | char cbuf[CBUF_LEN]; | |
90 | }; | |
91 | ||
8ae74654 | 92 | #endif /* DEBUG */ |
5b435de0 AS |
93 | #include <chipcommon.h> |
94 | ||
5b435de0 | 95 | #include "dhd_bus.h" |
5b435de0 | 96 | #include "dhd_dbg.h" |
5b435de0 AS |
97 | |
98 | #define TXQLEN 2048 /* bulk tx queue length */ | |
99 | #define TXHI (TXQLEN - 256) /* turn on flow control above TXHI */ | |
100 | #define TXLOW (TXHI - 256) /* turn off flow control below TXLOW */ | |
101 | #define PRIOMASK 7 | |
102 | ||
103 | #define TXRETRIES 2 /* # of retries for tx frames */ | |
104 | ||
105 | #define BRCMF_RXBOUND 50 /* Default for max rx frames in | |
106 | one scheduling */ | |
107 | ||
108 | #define BRCMF_TXBOUND 20 /* Default for max tx frames in | |
109 | one scheduling */ | |
110 | ||
111 | #define BRCMF_TXMINMAX 1 /* Max tx frames if rx still pending */ | |
112 | ||
113 | #define MEMBLOCK 2048 /* Block size used for downloading | |
114 | of dongle image */ | |
115 | #define MAX_DATA_BUF (32 * 1024) /* Must be large enough to hold | |
116 | biggest possible glom */ | |
117 | ||
118 | #define BRCMF_FIRSTREAD (1 << 6) | |
119 | ||
120 | ||
121 | /* SBSDIO_DEVICE_CTL */ | |
122 | ||
123 | /* 1: device will assert busy signal when receiving CMD53 */ | |
124 | #define SBSDIO_DEVCTL_SETBUSY 0x01 | |
125 | /* 1: assertion of sdio interrupt is synchronous to the sdio clock */ | |
126 | #define SBSDIO_DEVCTL_SPI_INTR_SYNC 0x02 | |
127 | /* 1: mask all interrupts to host except the chipActive (rev 8) */ | |
128 | #define SBSDIO_DEVCTL_CA_INT_ONLY 0x04 | |
129 | /* 1: isolate internal sdio signals, put external pads in tri-state; requires | |
130 | * sdio bus power cycle to clear (rev 9) */ | |
131 | #define SBSDIO_DEVCTL_PADS_ISO 0x08 | |
132 | /* Force SD->SB reset mapping (rev 11) */ | |
133 | #define SBSDIO_DEVCTL_SB_RST_CTL 0x30 | |
134 | /* Determined by CoreControl bit */ | |
135 | #define SBSDIO_DEVCTL_RST_CORECTL 0x00 | |
136 | /* Force backplane reset */ | |
137 | #define SBSDIO_DEVCTL_RST_BPRESET 0x10 | |
138 | /* Force no backplane reset */ | |
139 | #define SBSDIO_DEVCTL_RST_NOBPRESET 0x20 | |
140 | ||
5b435de0 AS |
141 | /* direct(mapped) cis space */ |
142 | ||
143 | /* MAPPED common CIS address */ | |
144 | #define SBSDIO_CIS_BASE_COMMON 0x1000 | |
145 | /* maximum bytes in one CIS */ | |
146 | #define SBSDIO_CIS_SIZE_LIMIT 0x200 | |
147 | /* cis offset addr is < 17 bits */ | |
148 | #define SBSDIO_CIS_OFT_ADDR_MASK 0x1FFFF | |
149 | ||
150 | /* manfid tuple length, include tuple, link bytes */ | |
151 | #define SBSDIO_CIS_MANFID_TUPLE_LEN 6 | |
152 | ||
153 | /* intstatus */ | |
154 | #define I_SMB_SW0 (1 << 0) /* To SB Mail S/W interrupt 0 */ | |
155 | #define I_SMB_SW1 (1 << 1) /* To SB Mail S/W interrupt 1 */ | |
156 | #define I_SMB_SW2 (1 << 2) /* To SB Mail S/W interrupt 2 */ | |
157 | #define I_SMB_SW3 (1 << 3) /* To SB Mail S/W interrupt 3 */ | |
158 | #define I_SMB_SW_MASK 0x0000000f /* To SB Mail S/W interrupts mask */ | |
159 | #define I_SMB_SW_SHIFT 0 /* To SB Mail S/W interrupts shift */ | |
160 | #define I_HMB_SW0 (1 << 4) /* To Host Mail S/W interrupt 0 */ | |
161 | #define I_HMB_SW1 (1 << 5) /* To Host Mail S/W interrupt 1 */ | |
162 | #define I_HMB_SW2 (1 << 6) /* To Host Mail S/W interrupt 2 */ | |
163 | #define I_HMB_SW3 (1 << 7) /* To Host Mail S/W interrupt 3 */ | |
164 | #define I_HMB_SW_MASK 0x000000f0 /* To Host Mail S/W interrupts mask */ | |
165 | #define I_HMB_SW_SHIFT 4 /* To Host Mail S/W interrupts shift */ | |
166 | #define I_WR_OOSYNC (1 << 8) /* Write Frame Out Of Sync */ | |
167 | #define I_RD_OOSYNC (1 << 9) /* Read Frame Out Of Sync */ | |
168 | #define I_PC (1 << 10) /* descriptor error */ | |
169 | #define I_PD (1 << 11) /* data error */ | |
170 | #define I_DE (1 << 12) /* Descriptor protocol Error */ | |
171 | #define I_RU (1 << 13) /* Receive descriptor Underflow */ | |
172 | #define I_RO (1 << 14) /* Receive fifo Overflow */ | |
173 | #define I_XU (1 << 15) /* Transmit fifo Underflow */ | |
174 | #define I_RI (1 << 16) /* Receive Interrupt */ | |
175 | #define I_BUSPWR (1 << 17) /* SDIO Bus Power Change (rev 9) */ | |
176 | #define I_XMTDATA_AVAIL (1 << 23) /* bits in fifo */ | |
177 | #define I_XI (1 << 24) /* Transmit Interrupt */ | |
178 | #define I_RF_TERM (1 << 25) /* Read Frame Terminate */ | |
179 | #define I_WF_TERM (1 << 26) /* Write Frame Terminate */ | |
180 | #define I_PCMCIA_XU (1 << 27) /* PCMCIA Transmit FIFO Underflow */ | |
181 | #define I_SBINT (1 << 28) /* sbintstatus Interrupt */ | |
182 | #define I_CHIPACTIVE (1 << 29) /* chip from doze to active state */ | |
183 | #define I_SRESET (1 << 30) /* CCCR RES interrupt */ | |
184 | #define I_IOE2 (1U << 31) /* CCCR IOE2 Bit Changed */ | |
185 | #define I_ERRORS (I_PC | I_PD | I_DE | I_RU | I_RO | I_XU) | |
186 | #define I_DMA (I_RI | I_XI | I_ERRORS) | |
187 | ||
188 | /* corecontrol */ | |
189 | #define CC_CISRDY (1 << 0) /* CIS Ready */ | |
190 | #define CC_BPRESEN (1 << 1) /* CCCR RES signal */ | |
191 | #define CC_F2RDY (1 << 2) /* set CCCR IOR2 bit */ | |
192 | #define CC_CLRPADSISO (1 << 3) /* clear SDIO pads isolation */ | |
193 | #define CC_XMTDATAAVAIL_MODE (1 << 4) | |
194 | #define CC_XMTDATAAVAIL_CTRL (1 << 5) | |
195 | ||
196 | /* SDA_FRAMECTRL */ | |
197 | #define SFC_RF_TERM (1 << 0) /* Read Frame Terminate */ | |
198 | #define SFC_WF_TERM (1 << 1) /* Write Frame Terminate */ | |
199 | #define SFC_CRC4WOOS (1 << 2) /* CRC error for write out of sync */ | |
200 | #define SFC_ABORTALL (1 << 3) /* Abort all in-progress frames */ | |
201 | ||
202 | /* HW frame tag */ | |
203 | #define SDPCM_FRAMETAG_LEN 4 /* 2 bytes len, 2 bytes check val */ | |
204 | ||
205 | /* Total length of frame header for dongle protocol */ | |
206 | #define SDPCM_HDRLEN (SDPCM_FRAMETAG_LEN + SDPCM_SWHEADER_LEN) | |
207 | #define SDPCM_RESERVE (SDPCM_HDRLEN + BRCMF_SDALIGN) | |
208 | ||
209 | /* | |
210 | * Software allocation of To SB Mailbox resources | |
211 | */ | |
212 | ||
213 | /* tosbmailbox bits corresponding to intstatus bits */ | |
214 | #define SMB_NAK (1 << 0) /* Frame NAK */ | |
215 | #define SMB_INT_ACK (1 << 1) /* Host Interrupt ACK */ | |
216 | #define SMB_USE_OOB (1 << 2) /* Use OOB Wakeup */ | |
217 | #define SMB_DEV_INT (1 << 3) /* Miscellaneous Interrupt */ | |
218 | ||
219 | /* tosbmailboxdata */ | |
220 | #define SMB_DATA_VERSION_SHIFT 16 /* host protocol version */ | |
221 | ||
222 | /* | |
223 | * Software allocation of To Host Mailbox resources | |
224 | */ | |
225 | ||
226 | /* intstatus bits */ | |
227 | #define I_HMB_FC_STATE I_HMB_SW0 /* Flow Control State */ | |
228 | #define I_HMB_FC_CHANGE I_HMB_SW1 /* Flow Control State Changed */ | |
229 | #define I_HMB_FRAME_IND I_HMB_SW2 /* Frame Indication */ | |
230 | #define I_HMB_HOST_INT I_HMB_SW3 /* Miscellaneous Interrupt */ | |
231 | ||
232 | /* tohostmailboxdata */ | |
233 | #define HMB_DATA_NAKHANDLED 1 /* retransmit NAK'd frame */ | |
234 | #define HMB_DATA_DEVREADY 2 /* talk to host after enable */ | |
235 | #define HMB_DATA_FC 4 /* per prio flowcontrol update flag */ | |
236 | #define HMB_DATA_FWREADY 8 /* fw ready for protocol activity */ | |
237 | ||
238 | #define HMB_DATA_FCDATA_MASK 0xff000000 | |
239 | #define HMB_DATA_FCDATA_SHIFT 24 | |
240 | ||
241 | #define HMB_DATA_VERSION_MASK 0x00ff0000 | |
242 | #define HMB_DATA_VERSION_SHIFT 16 | |
243 | ||
244 | /* | |
245 | * Software-defined protocol header | |
246 | */ | |
247 | ||
248 | /* Current protocol version */ | |
249 | #define SDPCM_PROT_VERSION 4 | |
250 | ||
251 | /* SW frame header */ | |
252 | #define SDPCM_PACKET_SEQUENCE(p) (((u8 *)p)[0] & 0xff) | |
253 | ||
254 | #define SDPCM_CHANNEL_MASK 0x00000f00 | |
255 | #define SDPCM_CHANNEL_SHIFT 8 | |
256 | #define SDPCM_PACKET_CHANNEL(p) (((u8 *)p)[1] & 0x0f) | |
257 | ||
258 | #define SDPCM_NEXTLEN_OFFSET 2 | |
259 | ||
260 | /* Data Offset from SOF (HW Tag, SW Tag, Pad) */ | |
261 | #define SDPCM_DOFFSET_OFFSET 3 /* Data Offset */ | |
262 | #define SDPCM_DOFFSET_VALUE(p) (((u8 *)p)[SDPCM_DOFFSET_OFFSET] & 0xff) | |
263 | #define SDPCM_DOFFSET_MASK 0xff000000 | |
264 | #define SDPCM_DOFFSET_SHIFT 24 | |
265 | #define SDPCM_FCMASK_OFFSET 4 /* Flow control */ | |
266 | #define SDPCM_FCMASK_VALUE(p) (((u8 *)p)[SDPCM_FCMASK_OFFSET] & 0xff) | |
267 | #define SDPCM_WINDOW_OFFSET 5 /* Credit based fc */ | |
268 | #define SDPCM_WINDOW_VALUE(p) (((u8 *)p)[SDPCM_WINDOW_OFFSET] & 0xff) | |
269 | ||
270 | #define SDPCM_SWHEADER_LEN 8 /* SW header is 64 bits */ | |
271 | ||
272 | /* logical channel numbers */ | |
273 | #define SDPCM_CONTROL_CHANNEL 0 /* Control channel Id */ | |
274 | #define SDPCM_EVENT_CHANNEL 1 /* Asyc Event Indication Channel Id */ | |
275 | #define SDPCM_DATA_CHANNEL 2 /* Data Xmit/Recv Channel Id */ | |
276 | #define SDPCM_GLOM_CHANNEL 3 /* For coalesced packets */ | |
277 | #define SDPCM_TEST_CHANNEL 15 /* Reserved for test/debug packets */ | |
278 | ||
279 | #define SDPCM_SEQUENCE_WRAP 256 /* wrap-around val for 8bit frame seq */ | |
280 | ||
281 | #define SDPCM_GLOMDESC(p) (((u8 *)p)[1] & 0x80) | |
282 | ||
283 | /* | |
284 | * Shared structure between dongle and the host. | |
285 | * The structure contains pointers to trap or assert information. | |
286 | */ | |
4fc0d016 | 287 | #define SDPCM_SHARED_VERSION 0x0003 |
5b435de0 AS |
288 | #define SDPCM_SHARED_VERSION_MASK 0x00FF |
289 | #define SDPCM_SHARED_ASSERT_BUILT 0x0100 | |
290 | #define SDPCM_SHARED_ASSERT 0x0200 | |
291 | #define SDPCM_SHARED_TRAP 0x0400 | |
292 | ||
293 | /* Space for header read, limit for data packets */ | |
294 | #define MAX_HDR_READ (1 << 6) | |
295 | #define MAX_RX_DATASZ 2048 | |
296 | ||
297 | /* Maximum milliseconds to wait for F2 to come up */ | |
298 | #define BRCMF_WAIT_F2RDY 3000 | |
299 | ||
300 | /* Bump up limit on waiting for HT to account for first startup; | |
301 | * if the image is doing a CRC calculation before programming the PMU | |
302 | * for HT availability, it could take a couple hundred ms more, so | |
303 | * max out at a 1 second (1000000us). | |
304 | */ | |
305 | #undef PMU_MAX_TRANSITION_DLY | |
306 | #define PMU_MAX_TRANSITION_DLY 1000000 | |
307 | ||
308 | /* Value for ChipClockCSR during initial setup */ | |
309 | #define BRCMF_INIT_CLKCTL1 (SBSDIO_FORCE_HW_CLKREQ_OFF | \ | |
310 | SBSDIO_ALP_AVAIL_REQ) | |
311 | ||
312 | /* Flags for SDH calls */ | |
313 | #define F2SYNC (SDIO_REQ_4BYTE | SDIO_REQ_FIXED) | |
314 | ||
52e1409f AS |
315 | #define BRCMF_SDIO_FW_NAME "brcm/brcmfmac-sdio.bin" |
316 | #define BRCMF_SDIO_NV_NAME "brcm/brcmfmac-sdio.txt" | |
317 | MODULE_FIRMWARE(BRCMF_SDIO_FW_NAME); | |
318 | MODULE_FIRMWARE(BRCMF_SDIO_NV_NAME); | |
8dd939ca | 319 | |
382a9e0f FL |
320 | #define BRCMF_IDLE_IMMEDIATE (-1) /* Enter idle immediately */ |
321 | #define BRCMF_IDLE_ACTIVE 0 /* Do not request any SD clock change | |
322 | * when idle | |
323 | */ | |
324 | #define BRCMF_IDLE_INTERVAL 1 | |
325 | ||
5b435de0 AS |
326 | /* |
327 | * Conversion of 802.1D priority to precedence level | |
328 | */ | |
329 | static uint prio2prec(u32 prio) | |
330 | { | |
331 | return (prio == PRIO_8021D_NONE || prio == PRIO_8021D_BE) ? | |
332 | (prio^2) : prio; | |
333 | } | |
334 | ||
5b435de0 AS |
335 | /* core registers */ |
336 | struct sdpcmd_regs { | |
337 | u32 corecontrol; /* 0x00, rev8 */ | |
338 | u32 corestatus; /* rev8 */ | |
339 | u32 PAD[1]; | |
340 | u32 biststatus; /* rev8 */ | |
341 | ||
342 | /* PCMCIA access */ | |
343 | u16 pcmciamesportaladdr; /* 0x010, rev8 */ | |
344 | u16 PAD[1]; | |
345 | u16 pcmciamesportalmask; /* rev8 */ | |
346 | u16 PAD[1]; | |
347 | u16 pcmciawrframebc; /* rev8 */ | |
348 | u16 PAD[1]; | |
349 | u16 pcmciaunderflowtimer; /* rev8 */ | |
350 | u16 PAD[1]; | |
351 | ||
352 | /* interrupt */ | |
353 | u32 intstatus; /* 0x020, rev8 */ | |
354 | u32 hostintmask; /* rev8 */ | |
355 | u32 intmask; /* rev8 */ | |
356 | u32 sbintstatus; /* rev8 */ | |
357 | u32 sbintmask; /* rev8 */ | |
358 | u32 funcintmask; /* rev4 */ | |
359 | u32 PAD[2]; | |
360 | u32 tosbmailbox; /* 0x040, rev8 */ | |
361 | u32 tohostmailbox; /* rev8 */ | |
362 | u32 tosbmailboxdata; /* rev8 */ | |
363 | u32 tohostmailboxdata; /* rev8 */ | |
364 | ||
365 | /* synchronized access to registers in SDIO clock domain */ | |
366 | u32 sdioaccess; /* 0x050, rev8 */ | |
367 | u32 PAD[3]; | |
368 | ||
369 | /* PCMCIA frame control */ | |
370 | u8 pcmciaframectrl; /* 0x060, rev8 */ | |
371 | u8 PAD[3]; | |
372 | u8 pcmciawatermark; /* rev8 */ | |
373 | u8 PAD[155]; | |
374 | ||
375 | /* interrupt batching control */ | |
376 | u32 intrcvlazy; /* 0x100, rev8 */ | |
377 | u32 PAD[3]; | |
378 | ||
379 | /* counters */ | |
380 | u32 cmd52rd; /* 0x110, rev8 */ | |
381 | u32 cmd52wr; /* rev8 */ | |
382 | u32 cmd53rd; /* rev8 */ | |
383 | u32 cmd53wr; /* rev8 */ | |
384 | u32 abort; /* rev8 */ | |
385 | u32 datacrcerror; /* rev8 */ | |
386 | u32 rdoutofsync; /* rev8 */ | |
387 | u32 wroutofsync; /* rev8 */ | |
388 | u32 writebusy; /* rev8 */ | |
389 | u32 readwait; /* rev8 */ | |
390 | u32 readterm; /* rev8 */ | |
391 | u32 writeterm; /* rev8 */ | |
392 | u32 PAD[40]; | |
393 | u32 clockctlstatus; /* rev8 */ | |
394 | u32 PAD[7]; | |
395 | ||
396 | u32 PAD[128]; /* DMA engines */ | |
397 | ||
398 | /* SDIO/PCMCIA CIS region */ | |
399 | char cis[512]; /* 0x400-0x5ff, rev6 */ | |
400 | ||
401 | /* PCMCIA function control registers */ | |
402 | char pcmciafcr[256]; /* 0x600-6ff, rev6 */ | |
403 | u16 PAD[55]; | |
404 | ||
405 | /* PCMCIA backplane access */ | |
406 | u16 backplanecsr; /* 0x76E, rev6 */ | |
407 | u16 backplaneaddr0; /* rev6 */ | |
408 | u16 backplaneaddr1; /* rev6 */ | |
409 | u16 backplaneaddr2; /* rev6 */ | |
410 | u16 backplaneaddr3; /* rev6 */ | |
411 | u16 backplanedata0; /* rev6 */ | |
412 | u16 backplanedata1; /* rev6 */ | |
413 | u16 backplanedata2; /* rev6 */ | |
414 | u16 backplanedata3; /* rev6 */ | |
415 | u16 PAD[31]; | |
416 | ||
417 | /* sprom "size" & "blank" info */ | |
418 | u16 spromstatus; /* 0x7BE, rev2 */ | |
419 | u32 PAD[464]; | |
420 | ||
421 | u16 PAD[0x80]; | |
422 | }; | |
423 | ||
8ae74654 | 424 | #ifdef DEBUG |
5b435de0 AS |
425 | /* Device console log buffer state */ |
426 | struct brcmf_console { | |
427 | uint count; /* Poll interval msec counter */ | |
428 | uint log_addr; /* Log struct address (fixed) */ | |
429 | struct rte_log_le log_le; /* Log struct (host copy) */ | |
430 | uint bufsize; /* Size of log buffer */ | |
431 | u8 *buf; /* Log buffer (host copy) */ | |
432 | uint last; /* Last buffer read index */ | |
433 | }; | |
4fc0d016 AS |
434 | |
435 | struct brcmf_trap_info { | |
436 | __le32 type; | |
437 | __le32 epc; | |
438 | __le32 cpsr; | |
439 | __le32 spsr; | |
440 | __le32 r0; /* a1 */ | |
441 | __le32 r1; /* a2 */ | |
442 | __le32 r2; /* a3 */ | |
443 | __le32 r3; /* a4 */ | |
444 | __le32 r4; /* v1 */ | |
445 | __le32 r5; /* v2 */ | |
446 | __le32 r6; /* v3 */ | |
447 | __le32 r7; /* v4 */ | |
448 | __le32 r8; /* v5 */ | |
449 | __le32 r9; /* sb/v6 */ | |
450 | __le32 r10; /* sl/v7 */ | |
451 | __le32 r11; /* fp/v8 */ | |
452 | __le32 r12; /* ip */ | |
453 | __le32 r13; /* sp */ | |
454 | __le32 r14; /* lr */ | |
455 | __le32 pc; /* r15 */ | |
456 | }; | |
8ae74654 | 457 | #endif /* DEBUG */ |
5b435de0 AS |
458 | |
459 | struct sdpcm_shared { | |
460 | u32 flags; | |
461 | u32 trap_addr; | |
462 | u32 assert_exp_addr; | |
463 | u32 assert_file_addr; | |
464 | u32 assert_line; | |
465 | u32 console_addr; /* Address of struct rte_console */ | |
466 | u32 msgtrace_addr; | |
467 | u8 tag[32]; | |
4fc0d016 | 468 | u32 brpt_addr; |
5b435de0 AS |
469 | }; |
470 | ||
471 | struct sdpcm_shared_le { | |
472 | __le32 flags; | |
473 | __le32 trap_addr; | |
474 | __le32 assert_exp_addr; | |
475 | __le32 assert_file_addr; | |
476 | __le32 assert_line; | |
477 | __le32 console_addr; /* Address of struct rte_console */ | |
478 | __le32 msgtrace_addr; | |
479 | u8 tag[32]; | |
4fc0d016 | 480 | __le32 brpt_addr; |
5b435de0 AS |
481 | }; |
482 | ||
4754fcee FL |
483 | /* SDIO read frame info */ |
484 | struct brcmf_sdio_read { | |
485 | u8 seq_num; | |
486 | u8 channel; | |
487 | u16 len; | |
488 | u16 len_left; | |
489 | u16 len_nxtfrm; | |
490 | u8 dat_offset; | |
491 | }; | |
5b435de0 AS |
492 | |
493 | /* misc chip info needed by some of the routines */ | |
5b435de0 | 494 | /* Private data for SDIO bus interaction */ |
e92eedf4 | 495 | struct brcmf_sdio { |
5b435de0 AS |
496 | struct brcmf_sdio_dev *sdiodev; /* sdio device handler */ |
497 | struct chip_info *ci; /* Chip info struct */ | |
498 | char *vars; /* Variables (from CIS and/or other) */ | |
499 | uint varsz; /* Size of variables buffer */ | |
500 | ||
501 | u32 ramsize; /* Size of RAM in SOCRAM (bytes) */ | |
502 | ||
503 | u32 hostintmask; /* Copy of Host Interrupt Mask */ | |
4531603a FL |
504 | atomic_t intstatus; /* Intstatus bits (events) pending */ |
505 | atomic_t fcstate; /* State of dongle flow-control */ | |
5b435de0 AS |
506 | |
507 | uint blocksize; /* Block size of SDIO transfers */ | |
508 | uint roundup; /* Max roundup limit */ | |
509 | ||
510 | struct pktq txq; /* Queue length used for flow-control */ | |
511 | u8 flowcontrol; /* per prio flow control bitmask */ | |
512 | u8 tx_seq; /* Transmit sequence number (next) */ | |
513 | u8 tx_max; /* Maximum transmit sequence allowed */ | |
514 | ||
515 | u8 hdrbuf[MAX_HDR_READ + BRCMF_SDALIGN]; | |
516 | u8 *rxhdr; /* Header of current rx frame (in hdrbuf) */ | |
5b435de0 | 517 | u8 rx_seq; /* Receive sequence number (expected) */ |
4754fcee FL |
518 | struct brcmf_sdio_read cur_read; |
519 | /* info of current read frame */ | |
5b435de0 | 520 | bool rxskip; /* Skip receive (awaiting NAK ACK) */ |
4754fcee | 521 | bool rxpending; /* Data frame pending in dongle */ |
5b435de0 AS |
522 | |
523 | uint rxbound; /* Rx frames to read before resched */ | |
524 | uint txbound; /* Tx frames to send before resched */ | |
525 | uint txminmax; | |
526 | ||
527 | struct sk_buff *glomd; /* Packet containing glomming descriptor */ | |
b83db862 | 528 | struct sk_buff_head glom; /* Packet list for glommed superframe */ |
5b435de0 AS |
529 | uint glomerr; /* Glom packet read errors */ |
530 | ||
531 | u8 *rxbuf; /* Buffer for receiving control packets */ | |
532 | uint rxblen; /* Allocated length of rxbuf */ | |
533 | u8 *rxctl; /* Aligned pointer into rxbuf */ | |
dd43a01c | 534 | u8 *rxctl_orig; /* pointer for freeing rxctl */ |
5b435de0 AS |
535 | u8 *databuf; /* Buffer for receiving big glom packet */ |
536 | u8 *dataptr; /* Aligned pointer into databuf */ | |
537 | uint rxlen; /* Length of valid data in buffer */ | |
dd43a01c | 538 | spinlock_t rxctl_lock; /* protection lock for ctrl frame resources */ |
5b435de0 AS |
539 | |
540 | u8 sdpcm_ver; /* Bus protocol reported by dongle */ | |
541 | ||
542 | bool intr; /* Use interrupts */ | |
543 | bool poll; /* Use polling */ | |
1d382273 | 544 | atomic_t ipend; /* Device interrupt is pending */ |
5b435de0 AS |
545 | uint spurious; /* Count of spurious interrupts */ |
546 | uint pollrate; /* Ticks between device polls */ | |
547 | uint polltick; /* Tick counter */ | |
5b435de0 | 548 | |
8ae74654 | 549 | #ifdef DEBUG |
5b435de0 AS |
550 | uint console_interval; |
551 | struct brcmf_console console; /* Console output polling support */ | |
552 | uint console_addr; /* Console address from shared struct */ | |
8ae74654 | 553 | #endif /* DEBUG */ |
5b435de0 | 554 | |
5b435de0 AS |
555 | uint clkstate; /* State of sd and backplane clock(s) */ |
556 | bool activity; /* Activity flag for clock down */ | |
557 | s32 idletime; /* Control for activity timeout */ | |
558 | s32 idlecount; /* Activity timeout counter */ | |
559 | s32 idleclock; /* How to set bus driver when idle */ | |
560 | s32 sd_rxchain; | |
561 | bool use_rxchain; /* If brcmf should use PKT chains */ | |
5b435de0 AS |
562 | bool rxflow_mode; /* Rx flow control mode */ |
563 | bool rxflow; /* Is rx flow control on */ | |
564 | bool alp_only; /* Don't use HT clock (ALP only) */ | |
5b435de0 | 565 | |
5b435de0 AS |
566 | u8 *ctrl_frame_buf; |
567 | u32 ctrl_frame_len; | |
568 | bool ctrl_frame_stat; | |
569 | ||
570 | spinlock_t txqlock; | |
571 | wait_queue_head_t ctrl_wait; | |
572 | wait_queue_head_t dcmd_resp_wait; | |
573 | ||
574 | struct timer_list timer; | |
575 | struct completion watchdog_wait; | |
576 | struct task_struct *watchdog_tsk; | |
577 | bool wd_timer_valid; | |
578 | uint save_ms; | |
579 | ||
f1e68c2e FL |
580 | struct workqueue_struct *brcmf_wq; |
581 | struct work_struct datawork; | |
b948a85c FL |
582 | struct list_head dpc_tsklst; |
583 | spinlock_t dpc_tl_lock; | |
5b435de0 | 584 | |
5b435de0 | 585 | const struct firmware *firmware; |
5b435de0 | 586 | u32 fw_ptr; |
c8bf3484 FL |
587 | |
588 | bool txoff; /* Transmit flow-controlled */ | |
80969836 | 589 | struct brcmf_sdio_count sdcnt; |
5b435de0 AS |
590 | }; |
591 | ||
5b435de0 AS |
592 | /* clkstate */ |
593 | #define CLK_NONE 0 | |
594 | #define CLK_SDONLY 1 | |
595 | #define CLK_PENDING 2 /* Not used yet */ | |
596 | #define CLK_AVAIL 3 | |
597 | ||
8ae74654 | 598 | #ifdef DEBUG |
5b435de0 AS |
599 | static int qcount[NUMPRIO]; |
600 | static int tx_packets[NUMPRIO]; | |
8ae74654 | 601 | #endif /* DEBUG */ |
5b435de0 AS |
602 | |
603 | #define SDIO_DRIVE_STRENGTH 6 /* in milliamps */ | |
604 | ||
605 | #define RETRYCHAN(chan) ((chan) == SDPCM_EVENT_CHANNEL) | |
606 | ||
607 | /* Retry count for register access failures */ | |
608 | static const uint retry_limit = 2; | |
609 | ||
610 | /* Limit on rounding up frames */ | |
611 | static const uint max_roundup = 512; | |
612 | ||
613 | #define ALIGNMENT 4 | |
614 | ||
9d7d6f95 FL |
615 | enum brcmf_sdio_frmtype { |
616 | BRCMF_SDIO_FT_NORMAL, | |
617 | BRCMF_SDIO_FT_SUPER, | |
618 | BRCMF_SDIO_FT_SUB, | |
619 | }; | |
620 | ||
5b435de0 AS |
621 | static void pkt_align(struct sk_buff *p, int len, int align) |
622 | { | |
623 | uint datalign; | |
624 | datalign = (unsigned long)(p->data); | |
625 | datalign = roundup(datalign, (align)) - datalign; | |
626 | if (datalign) | |
627 | skb_pull(p, datalign); | |
628 | __skb_trim(p, len); | |
629 | } | |
630 | ||
631 | /* To check if there's window offered */ | |
e92eedf4 | 632 | static bool data_ok(struct brcmf_sdio *bus) |
5b435de0 AS |
633 | { |
634 | return (u8)(bus->tx_max - bus->tx_seq) != 0 && | |
635 | ((u8)(bus->tx_max - bus->tx_seq) & 0x80) == 0; | |
636 | } | |
637 | ||
638 | /* | |
639 | * Reads a register in the SDIO hardware block. This block occupies a series of | |
640 | * adresses on the 32 bit backplane bus. | |
641 | */ | |
58692750 FL |
642 | static int |
643 | r_sdreg32(struct brcmf_sdio *bus, u32 *regvar, u32 offset) | |
5b435de0 | 644 | { |
99ba15cd | 645 | u8 idx = brcmf_sdio_chip_getinfidx(bus->ci, BCMA_CORE_SDIO_DEV); |
79ae3957 | 646 | int ret; |
58692750 FL |
647 | |
648 | *regvar = brcmf_sdio_regrl(bus->sdiodev, | |
649 | bus->ci->c_inf[idx].base + offset, &ret); | |
650 | ||
651 | return ret; | |
5b435de0 AS |
652 | } |
653 | ||
58692750 FL |
654 | static int |
655 | w_sdreg32(struct brcmf_sdio *bus, u32 regval, u32 reg_offset) | |
5b435de0 | 656 | { |
99ba15cd | 657 | u8 idx = brcmf_sdio_chip_getinfidx(bus->ci, BCMA_CORE_SDIO_DEV); |
e13ce26b | 658 | int ret; |
58692750 FL |
659 | |
660 | brcmf_sdio_regwl(bus->sdiodev, | |
661 | bus->ci->c_inf[idx].base + reg_offset, | |
662 | regval, &ret); | |
663 | ||
664 | return ret; | |
5b435de0 AS |
665 | } |
666 | ||
667 | #define PKT_AVAILABLE() (intstatus & I_HMB_FRAME_IND) | |
668 | ||
669 | #define HOSTINTMASK (I_HMB_SW_MASK | I_CHIPACTIVE) | |
670 | ||
5b435de0 | 671 | /* Turn backplane clock on or off */ |
e92eedf4 | 672 | static int brcmf_sdbrcm_htclk(struct brcmf_sdio *bus, bool on, bool pendok) |
5b435de0 AS |
673 | { |
674 | int err; | |
675 | u8 clkctl, clkreq, devctl; | |
676 | unsigned long timeout; | |
677 | ||
678 | brcmf_dbg(TRACE, "Enter\n"); | |
679 | ||
680 | clkctl = 0; | |
681 | ||
682 | if (on) { | |
683 | /* Request HT Avail */ | |
684 | clkreq = | |
685 | bus->alp_only ? SBSDIO_ALP_AVAIL_REQ : SBSDIO_HT_AVAIL_REQ; | |
686 | ||
3bba829f FL |
687 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_CHIPCLKCSR, |
688 | clkreq, &err); | |
5b435de0 | 689 | if (err) { |
5e8149f5 | 690 | brcmf_err("HT Avail request error: %d\n", err); |
5b435de0 AS |
691 | return -EBADE; |
692 | } | |
693 | ||
5b435de0 | 694 | /* Check current status */ |
45db339c FL |
695 | clkctl = brcmf_sdio_regrb(bus->sdiodev, |
696 | SBSDIO_FUNC1_CHIPCLKCSR, &err); | |
5b435de0 | 697 | if (err) { |
5e8149f5 | 698 | brcmf_err("HT Avail read error: %d\n", err); |
5b435de0 AS |
699 | return -EBADE; |
700 | } | |
701 | ||
702 | /* Go to pending and await interrupt if appropriate */ | |
703 | if (!SBSDIO_CLKAV(clkctl, bus->alp_only) && pendok) { | |
704 | /* Allow only clock-available interrupt */ | |
45db339c FL |
705 | devctl = brcmf_sdio_regrb(bus->sdiodev, |
706 | SBSDIO_DEVICE_CTL, &err); | |
5b435de0 | 707 | if (err) { |
5e8149f5 | 708 | brcmf_err("Devctl error setting CA: %d\n", |
5b435de0 AS |
709 | err); |
710 | return -EBADE; | |
711 | } | |
712 | ||
713 | devctl |= SBSDIO_DEVCTL_CA_INT_ONLY; | |
3bba829f FL |
714 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_DEVICE_CTL, |
715 | devctl, &err); | |
5b435de0 AS |
716 | brcmf_dbg(INFO, "CLKCTL: set PENDING\n"); |
717 | bus->clkstate = CLK_PENDING; | |
718 | ||
719 | return 0; | |
720 | } else if (bus->clkstate == CLK_PENDING) { | |
721 | /* Cancel CA-only interrupt filter */ | |
45db339c | 722 | devctl = brcmf_sdio_regrb(bus->sdiodev, |
5b435de0 AS |
723 | SBSDIO_DEVICE_CTL, &err); |
724 | devctl &= ~SBSDIO_DEVCTL_CA_INT_ONLY; | |
3bba829f FL |
725 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_DEVICE_CTL, |
726 | devctl, &err); | |
5b435de0 AS |
727 | } |
728 | ||
729 | /* Otherwise, wait here (polling) for HT Avail */ | |
730 | timeout = jiffies + | |
731 | msecs_to_jiffies(PMU_MAX_TRANSITION_DLY/1000); | |
732 | while (!SBSDIO_CLKAV(clkctl, bus->alp_only)) { | |
45db339c FL |
733 | clkctl = brcmf_sdio_regrb(bus->sdiodev, |
734 | SBSDIO_FUNC1_CHIPCLKCSR, | |
735 | &err); | |
5b435de0 AS |
736 | if (time_after(jiffies, timeout)) |
737 | break; | |
738 | else | |
739 | usleep_range(5000, 10000); | |
740 | } | |
741 | if (err) { | |
5e8149f5 | 742 | brcmf_err("HT Avail request error: %d\n", err); |
5b435de0 AS |
743 | return -EBADE; |
744 | } | |
745 | if (!SBSDIO_CLKAV(clkctl, bus->alp_only)) { | |
5e8149f5 | 746 | brcmf_err("HT Avail timeout (%d): clkctl 0x%02x\n", |
5b435de0 AS |
747 | PMU_MAX_TRANSITION_DLY, clkctl); |
748 | return -EBADE; | |
749 | } | |
750 | ||
751 | /* Mark clock available */ | |
752 | bus->clkstate = CLK_AVAIL; | |
753 | brcmf_dbg(INFO, "CLKCTL: turned ON\n"); | |
754 | ||
8ae74654 | 755 | #if defined(DEBUG) |
23677ce3 | 756 | if (!bus->alp_only) { |
5b435de0 | 757 | if (SBSDIO_ALPONLY(clkctl)) |
5e8149f5 | 758 | brcmf_err("HT Clock should be on\n"); |
5b435de0 | 759 | } |
8ae74654 | 760 | #endif /* defined (DEBUG) */ |
5b435de0 AS |
761 | |
762 | bus->activity = true; | |
763 | } else { | |
764 | clkreq = 0; | |
765 | ||
766 | if (bus->clkstate == CLK_PENDING) { | |
767 | /* Cancel CA-only interrupt filter */ | |
45db339c FL |
768 | devctl = brcmf_sdio_regrb(bus->sdiodev, |
769 | SBSDIO_DEVICE_CTL, &err); | |
5b435de0 | 770 | devctl &= ~SBSDIO_DEVCTL_CA_INT_ONLY; |
3bba829f FL |
771 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_DEVICE_CTL, |
772 | devctl, &err); | |
5b435de0 AS |
773 | } |
774 | ||
775 | bus->clkstate = CLK_SDONLY; | |
3bba829f FL |
776 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_CHIPCLKCSR, |
777 | clkreq, &err); | |
5b435de0 AS |
778 | brcmf_dbg(INFO, "CLKCTL: turned OFF\n"); |
779 | if (err) { | |
5e8149f5 | 780 | brcmf_err("Failed access turning clock off: %d\n", |
5b435de0 AS |
781 | err); |
782 | return -EBADE; | |
783 | } | |
784 | } | |
785 | return 0; | |
786 | } | |
787 | ||
788 | /* Change idle/active SD state */ | |
e92eedf4 | 789 | static int brcmf_sdbrcm_sdclk(struct brcmf_sdio *bus, bool on) |
5b435de0 AS |
790 | { |
791 | brcmf_dbg(TRACE, "Enter\n"); | |
792 | ||
793 | if (on) | |
794 | bus->clkstate = CLK_SDONLY; | |
795 | else | |
796 | bus->clkstate = CLK_NONE; | |
797 | ||
798 | return 0; | |
799 | } | |
800 | ||
801 | /* Transition SD and backplane clock readiness */ | |
e92eedf4 | 802 | static int brcmf_sdbrcm_clkctl(struct brcmf_sdio *bus, uint target, bool pendok) |
5b435de0 | 803 | { |
8ae74654 | 804 | #ifdef DEBUG |
5b435de0 | 805 | uint oldstate = bus->clkstate; |
8ae74654 | 806 | #endif /* DEBUG */ |
5b435de0 AS |
807 | |
808 | brcmf_dbg(TRACE, "Enter\n"); | |
809 | ||
810 | /* Early exit if we're already there */ | |
811 | if (bus->clkstate == target) { | |
812 | if (target == CLK_AVAIL) { | |
813 | brcmf_sdbrcm_wd_timer(bus, BRCMF_WD_POLL_MS); | |
814 | bus->activity = true; | |
815 | } | |
816 | return 0; | |
817 | } | |
818 | ||
819 | switch (target) { | |
820 | case CLK_AVAIL: | |
821 | /* Make sure SD clock is available */ | |
822 | if (bus->clkstate == CLK_NONE) | |
823 | brcmf_sdbrcm_sdclk(bus, true); | |
824 | /* Now request HT Avail on the backplane */ | |
825 | brcmf_sdbrcm_htclk(bus, true, pendok); | |
826 | brcmf_sdbrcm_wd_timer(bus, BRCMF_WD_POLL_MS); | |
827 | bus->activity = true; | |
828 | break; | |
829 | ||
830 | case CLK_SDONLY: | |
831 | /* Remove HT request, or bring up SD clock */ | |
832 | if (bus->clkstate == CLK_NONE) | |
833 | brcmf_sdbrcm_sdclk(bus, true); | |
834 | else if (bus->clkstate == CLK_AVAIL) | |
835 | brcmf_sdbrcm_htclk(bus, false, false); | |
836 | else | |
5e8149f5 | 837 | brcmf_err("request for %d -> %d\n", |
5b435de0 AS |
838 | bus->clkstate, target); |
839 | brcmf_sdbrcm_wd_timer(bus, BRCMF_WD_POLL_MS); | |
840 | break; | |
841 | ||
842 | case CLK_NONE: | |
843 | /* Make sure to remove HT request */ | |
844 | if (bus->clkstate == CLK_AVAIL) | |
845 | brcmf_sdbrcm_htclk(bus, false, false); | |
846 | /* Now remove the SD clock */ | |
847 | brcmf_sdbrcm_sdclk(bus, false); | |
848 | brcmf_sdbrcm_wd_timer(bus, 0); | |
849 | break; | |
850 | } | |
8ae74654 | 851 | #ifdef DEBUG |
5b435de0 | 852 | brcmf_dbg(INFO, "%d -> %d\n", oldstate, bus->clkstate); |
8ae74654 | 853 | #endif /* DEBUG */ |
5b435de0 AS |
854 | |
855 | return 0; | |
856 | } | |
857 | ||
e92eedf4 | 858 | static u32 brcmf_sdbrcm_hostmail(struct brcmf_sdio *bus) |
5b435de0 AS |
859 | { |
860 | u32 intstatus = 0; | |
861 | u32 hmb_data; | |
862 | u8 fcbits; | |
58692750 | 863 | int ret; |
5b435de0 AS |
864 | |
865 | brcmf_dbg(TRACE, "Enter\n"); | |
866 | ||
867 | /* Read mailbox data and ack that we did so */ | |
58692750 FL |
868 | ret = r_sdreg32(bus, &hmb_data, |
869 | offsetof(struct sdpcmd_regs, tohostmailboxdata)); | |
5b435de0 | 870 | |
58692750 | 871 | if (ret == 0) |
5b435de0 | 872 | w_sdreg32(bus, SMB_INT_ACK, |
58692750 | 873 | offsetof(struct sdpcmd_regs, tosbmailbox)); |
80969836 | 874 | bus->sdcnt.f1regdata += 2; |
5b435de0 AS |
875 | |
876 | /* Dongle recomposed rx frames, accept them again */ | |
877 | if (hmb_data & HMB_DATA_NAKHANDLED) { | |
878 | brcmf_dbg(INFO, "Dongle reports NAK handled, expect rtx of %d\n", | |
879 | bus->rx_seq); | |
880 | if (!bus->rxskip) | |
5e8149f5 | 881 | brcmf_err("unexpected NAKHANDLED!\n"); |
5b435de0 AS |
882 | |
883 | bus->rxskip = false; | |
884 | intstatus |= I_HMB_FRAME_IND; | |
885 | } | |
886 | ||
887 | /* | |
888 | * DEVREADY does not occur with gSPI. | |
889 | */ | |
890 | if (hmb_data & (HMB_DATA_DEVREADY | HMB_DATA_FWREADY)) { | |
891 | bus->sdpcm_ver = | |
892 | (hmb_data & HMB_DATA_VERSION_MASK) >> | |
893 | HMB_DATA_VERSION_SHIFT; | |
894 | if (bus->sdpcm_ver != SDPCM_PROT_VERSION) | |
5e8149f5 | 895 | brcmf_err("Version mismatch, dongle reports %d, " |
5b435de0 AS |
896 | "expecting %d\n", |
897 | bus->sdpcm_ver, SDPCM_PROT_VERSION); | |
898 | else | |
899 | brcmf_dbg(INFO, "Dongle ready, protocol version %d\n", | |
900 | bus->sdpcm_ver); | |
901 | } | |
902 | ||
903 | /* | |
904 | * Flow Control has been moved into the RX headers and this out of band | |
905 | * method isn't used any more. | |
906 | * remaining backward compatible with older dongles. | |
907 | */ | |
908 | if (hmb_data & HMB_DATA_FC) { | |
909 | fcbits = (hmb_data & HMB_DATA_FCDATA_MASK) >> | |
910 | HMB_DATA_FCDATA_SHIFT; | |
911 | ||
912 | if (fcbits & ~bus->flowcontrol) | |
80969836 | 913 | bus->sdcnt.fc_xoff++; |
5b435de0 AS |
914 | |
915 | if (bus->flowcontrol & ~fcbits) | |
80969836 | 916 | bus->sdcnt.fc_xon++; |
5b435de0 | 917 | |
80969836 | 918 | bus->sdcnt.fc_rcvd++; |
5b435de0 AS |
919 | bus->flowcontrol = fcbits; |
920 | } | |
921 | ||
922 | /* Shouldn't be any others */ | |
923 | if (hmb_data & ~(HMB_DATA_DEVREADY | | |
924 | HMB_DATA_NAKHANDLED | | |
925 | HMB_DATA_FC | | |
926 | HMB_DATA_FWREADY | | |
927 | HMB_DATA_FCDATA_MASK | HMB_DATA_VERSION_MASK)) | |
5e8149f5 | 928 | brcmf_err("Unknown mailbox data content: 0x%02x\n", |
5b435de0 AS |
929 | hmb_data); |
930 | ||
931 | return intstatus; | |
932 | } | |
933 | ||
e92eedf4 | 934 | static void brcmf_sdbrcm_rxfail(struct brcmf_sdio *bus, bool abort, bool rtx) |
5b435de0 AS |
935 | { |
936 | uint retries = 0; | |
937 | u16 lastrbc; | |
938 | u8 hi, lo; | |
939 | int err; | |
940 | ||
5e8149f5 | 941 | brcmf_err("%sterminate frame%s\n", |
5b435de0 AS |
942 | abort ? "abort command, " : "", |
943 | rtx ? ", send NAK" : ""); | |
944 | ||
945 | if (abort) | |
946 | brcmf_sdcard_abort(bus->sdiodev, SDIO_FUNC_2); | |
947 | ||
3bba829f FL |
948 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_FRAMECTRL, |
949 | SFC_RF_TERM, &err); | |
80969836 | 950 | bus->sdcnt.f1regdata++; |
5b435de0 AS |
951 | |
952 | /* Wait until the packet has been flushed (device/FIFO stable) */ | |
953 | for (lastrbc = retries = 0xffff; retries > 0; retries--) { | |
45db339c | 954 | hi = brcmf_sdio_regrb(bus->sdiodev, |
5c15c23a | 955 | SBSDIO_FUNC1_RFRAMEBCHI, &err); |
45db339c | 956 | lo = brcmf_sdio_regrb(bus->sdiodev, |
5c15c23a | 957 | SBSDIO_FUNC1_RFRAMEBCLO, &err); |
80969836 | 958 | bus->sdcnt.f1regdata += 2; |
5b435de0 AS |
959 | |
960 | if ((hi == 0) && (lo == 0)) | |
961 | break; | |
962 | ||
963 | if ((hi > (lastrbc >> 8)) && (lo > (lastrbc & 0x00ff))) { | |
5e8149f5 | 964 | brcmf_err("count growing: last 0x%04x now 0x%04x\n", |
5b435de0 AS |
965 | lastrbc, (hi << 8) + lo); |
966 | } | |
967 | lastrbc = (hi << 8) + lo; | |
968 | } | |
969 | ||
970 | if (!retries) | |
5e8149f5 | 971 | brcmf_err("count never zeroed: last 0x%04x\n", lastrbc); |
5b435de0 AS |
972 | else |
973 | brcmf_dbg(INFO, "flush took %d iterations\n", 0xffff - retries); | |
974 | ||
975 | if (rtx) { | |
80969836 | 976 | bus->sdcnt.rxrtx++; |
58692750 FL |
977 | err = w_sdreg32(bus, SMB_NAK, |
978 | offsetof(struct sdpcmd_regs, tosbmailbox)); | |
5b435de0 | 979 | |
80969836 | 980 | bus->sdcnt.f1regdata++; |
58692750 | 981 | if (err == 0) |
5b435de0 AS |
982 | bus->rxskip = true; |
983 | } | |
984 | ||
985 | /* Clear partial in any case */ | |
4754fcee | 986 | bus->cur_read.len = 0; |
5b435de0 AS |
987 | |
988 | /* If we can't reach the device, signal failure */ | |
5c15c23a | 989 | if (err) |
712ac5b3 | 990 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; |
5b435de0 AS |
991 | } |
992 | ||
20e5ca16 | 993 | /* copy a buffer into a pkt buffer chain */ |
e92eedf4 | 994 | static uint brcmf_sdbrcm_glom_from_buf(struct brcmf_sdio *bus, uint len) |
20e5ca16 AS |
995 | { |
996 | uint n, ret = 0; | |
997 | struct sk_buff *p; | |
998 | u8 *buf; | |
999 | ||
20e5ca16 AS |
1000 | buf = bus->dataptr; |
1001 | ||
1002 | /* copy the data */ | |
b83db862 | 1003 | skb_queue_walk(&bus->glom, p) { |
20e5ca16 AS |
1004 | n = min_t(uint, p->len, len); |
1005 | memcpy(p->data, buf, n); | |
1006 | buf += n; | |
1007 | len -= n; | |
1008 | ret += n; | |
b83db862 AS |
1009 | if (!len) |
1010 | break; | |
20e5ca16 AS |
1011 | } |
1012 | ||
1013 | return ret; | |
1014 | } | |
1015 | ||
9a95e60e | 1016 | /* return total length of buffer chain */ |
e92eedf4 | 1017 | static uint brcmf_sdbrcm_glom_len(struct brcmf_sdio *bus) |
9a95e60e AS |
1018 | { |
1019 | struct sk_buff *p; | |
1020 | uint total; | |
1021 | ||
1022 | total = 0; | |
1023 | skb_queue_walk(&bus->glom, p) | |
1024 | total += p->len; | |
1025 | return total; | |
1026 | } | |
1027 | ||
e92eedf4 | 1028 | static void brcmf_sdbrcm_free_glom(struct brcmf_sdio *bus) |
046808da AS |
1029 | { |
1030 | struct sk_buff *cur, *next; | |
1031 | ||
1032 | skb_queue_walk_safe(&bus->glom, cur, next) { | |
1033 | skb_unlink(cur, &bus->glom); | |
1034 | brcmu_pkt_buf_free_skb(cur); | |
1035 | } | |
1036 | } | |
1037 | ||
10510589 FL |
1038 | static int brcmf_sdio_hdparser(struct brcmf_sdio *bus, u8 *header, |
1039 | struct brcmf_sdio_read *rd, | |
1040 | enum brcmf_sdio_frmtype type) | |
4754fcee FL |
1041 | { |
1042 | u16 len, checksum; | |
1043 | u8 rx_seq, fc, tx_seq_max; | |
1044 | ||
1045 | /* | |
1046 | * 4 bytes hardware header (frame tag) | |
1047 | * Byte 0~1: Frame length | |
1048 | * Byte 2~3: Checksum, bit-wise inverse of frame length | |
1049 | */ | |
1050 | len = get_unaligned_le16(header); | |
1051 | checksum = get_unaligned_le16(header + sizeof(u16)); | |
1052 | /* All zero means no more to read */ | |
1053 | if (!(len | checksum)) { | |
1054 | bus->rxpending = false; | |
10510589 | 1055 | return -ENODATA; |
4754fcee FL |
1056 | } |
1057 | if ((u16)(~(len ^ checksum))) { | |
5e8149f5 | 1058 | brcmf_err("HW header checksum error\n"); |
4754fcee FL |
1059 | bus->sdcnt.rx_badhdr++; |
1060 | brcmf_sdbrcm_rxfail(bus, false, false); | |
10510589 | 1061 | return -EIO; |
4754fcee FL |
1062 | } |
1063 | if (len < SDPCM_HDRLEN) { | |
5e8149f5 | 1064 | brcmf_err("HW header length error\n"); |
10510589 | 1065 | return -EPROTO; |
4754fcee | 1066 | } |
9d7d6f95 FL |
1067 | if (type == BRCMF_SDIO_FT_SUPER && |
1068 | (roundup(len, bus->blocksize) != rd->len)) { | |
5e8149f5 | 1069 | brcmf_err("HW superframe header length error\n"); |
10510589 | 1070 | return -EPROTO; |
9d7d6f95 FL |
1071 | } |
1072 | if (type == BRCMF_SDIO_FT_SUB && len > rd->len) { | |
5e8149f5 | 1073 | brcmf_err("HW subframe header length error\n"); |
10510589 | 1074 | return -EPROTO; |
9d7d6f95 | 1075 | } |
4754fcee FL |
1076 | rd->len = len; |
1077 | ||
1078 | /* | |
1079 | * 8 bytes hardware header | |
1080 | * Byte 0: Rx sequence number | |
1081 | * Byte 1: 4 MSB Channel number, 4 LSB arbitrary flag | |
1082 | * Byte 2: Length of next data frame | |
1083 | * Byte 3: Data offset | |
1084 | * Byte 4: Flow control bits | |
1085 | * Byte 5: Maximum Sequence number allow for Tx | |
1086 | * Byte 6~7: Reserved | |
1087 | */ | |
9d7d6f95 FL |
1088 | if (type == BRCMF_SDIO_FT_SUPER && |
1089 | SDPCM_GLOMDESC(&header[SDPCM_FRAMETAG_LEN])) { | |
5e8149f5 | 1090 | brcmf_err("Glom descriptor found in superframe head\n"); |
9d7d6f95 | 1091 | rd->len = 0; |
10510589 | 1092 | return -EINVAL; |
9d7d6f95 | 1093 | } |
4754fcee FL |
1094 | rx_seq = SDPCM_PACKET_SEQUENCE(&header[SDPCM_FRAMETAG_LEN]); |
1095 | rd->channel = SDPCM_PACKET_CHANNEL(&header[SDPCM_FRAMETAG_LEN]); | |
9d7d6f95 FL |
1096 | if (len > MAX_RX_DATASZ && rd->channel != SDPCM_CONTROL_CHANNEL && |
1097 | type != BRCMF_SDIO_FT_SUPER) { | |
5e8149f5 | 1098 | brcmf_err("HW header length too long\n"); |
4754fcee FL |
1099 | bus->sdcnt.rx_toolong++; |
1100 | brcmf_sdbrcm_rxfail(bus, false, false); | |
1101 | rd->len = 0; | |
10510589 | 1102 | return -EPROTO; |
4754fcee | 1103 | } |
9d7d6f95 | 1104 | if (type == BRCMF_SDIO_FT_SUPER && rd->channel != SDPCM_GLOM_CHANNEL) { |
5e8149f5 | 1105 | brcmf_err("Wrong channel for superframe\n"); |
9d7d6f95 | 1106 | rd->len = 0; |
10510589 | 1107 | return -EINVAL; |
9d7d6f95 FL |
1108 | } |
1109 | if (type == BRCMF_SDIO_FT_SUB && rd->channel != SDPCM_DATA_CHANNEL && | |
1110 | rd->channel != SDPCM_EVENT_CHANNEL) { | |
5e8149f5 | 1111 | brcmf_err("Wrong channel for subframe\n"); |
9d7d6f95 | 1112 | rd->len = 0; |
10510589 | 1113 | return -EINVAL; |
9d7d6f95 | 1114 | } |
4754fcee FL |
1115 | rd->dat_offset = SDPCM_DOFFSET_VALUE(&header[SDPCM_FRAMETAG_LEN]); |
1116 | if (rd->dat_offset < SDPCM_HDRLEN || rd->dat_offset > rd->len) { | |
5e8149f5 | 1117 | brcmf_err("seq %d: bad data offset\n", rx_seq); |
4754fcee FL |
1118 | bus->sdcnt.rx_badhdr++; |
1119 | brcmf_sdbrcm_rxfail(bus, false, false); | |
1120 | rd->len = 0; | |
10510589 | 1121 | return -ENXIO; |
4754fcee FL |
1122 | } |
1123 | if (rd->seq_num != rx_seq) { | |
5e8149f5 | 1124 | brcmf_err("seq %d: sequence number error, expect %d\n", |
4754fcee FL |
1125 | rx_seq, rd->seq_num); |
1126 | bus->sdcnt.rx_badseq++; | |
1127 | rd->seq_num = rx_seq; | |
1128 | } | |
9d7d6f95 FL |
1129 | /* no need to check the reset for subframe */ |
1130 | if (type == BRCMF_SDIO_FT_SUB) | |
10510589 | 1131 | return 0; |
4754fcee FL |
1132 | rd->len_nxtfrm = header[SDPCM_FRAMETAG_LEN + SDPCM_NEXTLEN_OFFSET]; |
1133 | if (rd->len_nxtfrm << 4 > MAX_RX_DATASZ) { | |
1134 | /* only warm for NON glom packet */ | |
1135 | if (rd->channel != SDPCM_GLOM_CHANNEL) | |
5e8149f5 | 1136 | brcmf_err("seq %d: next length error\n", rx_seq); |
4754fcee FL |
1137 | rd->len_nxtfrm = 0; |
1138 | } | |
1139 | fc = SDPCM_FCMASK_VALUE(&header[SDPCM_FRAMETAG_LEN]); | |
1140 | if (bus->flowcontrol != fc) { | |
1141 | if (~bus->flowcontrol & fc) | |
1142 | bus->sdcnt.fc_xoff++; | |
1143 | if (bus->flowcontrol & ~fc) | |
1144 | bus->sdcnt.fc_xon++; | |
1145 | bus->sdcnt.fc_rcvd++; | |
1146 | bus->flowcontrol = fc; | |
1147 | } | |
1148 | tx_seq_max = SDPCM_WINDOW_VALUE(&header[SDPCM_FRAMETAG_LEN]); | |
1149 | if ((u8)(tx_seq_max - bus->tx_seq) > 0x40) { | |
5e8149f5 | 1150 | brcmf_err("seq %d: max tx seq number error\n", rx_seq); |
4754fcee FL |
1151 | tx_seq_max = bus->tx_seq + 2; |
1152 | } | |
1153 | bus->tx_max = tx_seq_max; | |
1154 | ||
10510589 | 1155 | return 0; |
4754fcee FL |
1156 | } |
1157 | ||
e92eedf4 | 1158 | static u8 brcmf_sdbrcm_rxglom(struct brcmf_sdio *bus, u8 rxseq) |
5b435de0 AS |
1159 | { |
1160 | u16 dlen, totlen; | |
1161 | u8 *dptr, num = 0; | |
1162 | ||
9d7d6f95 | 1163 | u16 sublen; |
0b45bf74 | 1164 | struct sk_buff *pfirst, *pnext; |
5b435de0 AS |
1165 | |
1166 | int errcode; | |
9d7d6f95 | 1167 | u8 doff, sfdoff; |
5b435de0 | 1168 | |
5b435de0 | 1169 | bool usechain = bus->use_rxchain; |
9d7d6f95 FL |
1170 | |
1171 | struct brcmf_sdio_read rd_new; | |
5b435de0 AS |
1172 | |
1173 | /* If packets, issue read(s) and send up packet chain */ | |
1174 | /* Return sequence numbers consumed? */ | |
1175 | ||
b83db862 AS |
1176 | brcmf_dbg(TRACE, "start: glomd %p glom %p\n", |
1177 | bus->glomd, skb_peek(&bus->glom)); | |
5b435de0 AS |
1178 | |
1179 | /* If there's a descriptor, generate the packet chain */ | |
1180 | if (bus->glomd) { | |
0b45bf74 | 1181 | pfirst = pnext = NULL; |
5b435de0 AS |
1182 | dlen = (u16) (bus->glomd->len); |
1183 | dptr = bus->glomd->data; | |
1184 | if (!dlen || (dlen & 1)) { | |
5e8149f5 | 1185 | brcmf_err("bad glomd len(%d), ignore descriptor\n", |
5b435de0 AS |
1186 | dlen); |
1187 | dlen = 0; | |
1188 | } | |
1189 | ||
1190 | for (totlen = num = 0; dlen; num++) { | |
1191 | /* Get (and move past) next length */ | |
1192 | sublen = get_unaligned_le16(dptr); | |
1193 | dlen -= sizeof(u16); | |
1194 | dptr += sizeof(u16); | |
1195 | if ((sublen < SDPCM_HDRLEN) || | |
1196 | ((num == 0) && (sublen < (2 * SDPCM_HDRLEN)))) { | |
5e8149f5 | 1197 | brcmf_err("descriptor len %d bad: %d\n", |
5b435de0 AS |
1198 | num, sublen); |
1199 | pnext = NULL; | |
1200 | break; | |
1201 | } | |
1202 | if (sublen % BRCMF_SDALIGN) { | |
5e8149f5 | 1203 | brcmf_err("sublen %d not multiple of %d\n", |
5b435de0 AS |
1204 | sublen, BRCMF_SDALIGN); |
1205 | usechain = false; | |
1206 | } | |
1207 | totlen += sublen; | |
1208 | ||
1209 | /* For last frame, adjust read len so total | |
1210 | is a block multiple */ | |
1211 | if (!dlen) { | |
1212 | sublen += | |
1213 | (roundup(totlen, bus->blocksize) - totlen); | |
1214 | totlen = roundup(totlen, bus->blocksize); | |
1215 | } | |
1216 | ||
1217 | /* Allocate/chain packet for next subframe */ | |
1218 | pnext = brcmu_pkt_buf_get_skb(sublen + BRCMF_SDALIGN); | |
1219 | if (pnext == NULL) { | |
5e8149f5 | 1220 | brcmf_err("bcm_pkt_buf_get_skb failed, num %d len %d\n", |
5b435de0 AS |
1221 | num, sublen); |
1222 | break; | |
1223 | } | |
b83db862 | 1224 | skb_queue_tail(&bus->glom, pnext); |
5b435de0 AS |
1225 | |
1226 | /* Adhere to start alignment requirements */ | |
1227 | pkt_align(pnext, sublen, BRCMF_SDALIGN); | |
1228 | } | |
1229 | ||
1230 | /* If all allocations succeeded, save packet chain | |
1231 | in bus structure */ | |
1232 | if (pnext) { | |
1233 | brcmf_dbg(GLOM, "allocated %d-byte packet chain for %d subframes\n", | |
1234 | totlen, num); | |
4754fcee FL |
1235 | if (BRCMF_GLOM_ON() && bus->cur_read.len && |
1236 | totlen != bus->cur_read.len) { | |
5b435de0 | 1237 | brcmf_dbg(GLOM, "glomdesc mismatch: nextlen %d glomdesc %d rxseq %d\n", |
4754fcee | 1238 | bus->cur_read.len, totlen, rxseq); |
5b435de0 | 1239 | } |
5b435de0 AS |
1240 | pfirst = pnext = NULL; |
1241 | } else { | |
046808da | 1242 | brcmf_sdbrcm_free_glom(bus); |
5b435de0 AS |
1243 | num = 0; |
1244 | } | |
1245 | ||
1246 | /* Done with descriptor packet */ | |
1247 | brcmu_pkt_buf_free_skb(bus->glomd); | |
1248 | bus->glomd = NULL; | |
4754fcee | 1249 | bus->cur_read.len = 0; |
5b435de0 AS |
1250 | } |
1251 | ||
1252 | /* Ok -- either we just generated a packet chain, | |
1253 | or had one from before */ | |
b83db862 | 1254 | if (!skb_queue_empty(&bus->glom)) { |
5b435de0 AS |
1255 | if (BRCMF_GLOM_ON()) { |
1256 | brcmf_dbg(GLOM, "try superframe read, packet chain:\n"); | |
b83db862 | 1257 | skb_queue_walk(&bus->glom, pnext) { |
5b435de0 AS |
1258 | brcmf_dbg(GLOM, " %p: %p len 0x%04x (%d)\n", |
1259 | pnext, (u8 *) (pnext->data), | |
1260 | pnext->len, pnext->len); | |
1261 | } | |
1262 | } | |
1263 | ||
b83db862 | 1264 | pfirst = skb_peek(&bus->glom); |
9a95e60e | 1265 | dlen = (u16) brcmf_sdbrcm_glom_len(bus); |
5b435de0 AS |
1266 | |
1267 | /* Do an SDIO read for the superframe. Configurable iovar to | |
1268 | * read directly into the chained packet, or allocate a large | |
1269 | * packet and and copy into the chain. | |
1270 | */ | |
38b0b0dd | 1271 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 | 1272 | if (usechain) { |
5adfeb63 | 1273 | errcode = brcmf_sdcard_recv_chain(bus->sdiodev, |
5b435de0 | 1274 | bus->sdiodev->sbwad, |
5adfeb63 | 1275 | SDIO_FUNC_2, F2SYNC, &bus->glom); |
5b435de0 AS |
1276 | } else if (bus->dataptr) { |
1277 | errcode = brcmf_sdcard_recv_buf(bus->sdiodev, | |
1278 | bus->sdiodev->sbwad, | |
5adfeb63 AS |
1279 | SDIO_FUNC_2, F2SYNC, |
1280 | bus->dataptr, dlen); | |
20e5ca16 | 1281 | sublen = (u16) brcmf_sdbrcm_glom_from_buf(bus, dlen); |
5b435de0 | 1282 | if (sublen != dlen) { |
5e8149f5 | 1283 | brcmf_err("FAILED TO COPY, dlen %d sublen %d\n", |
5b435de0 AS |
1284 | dlen, sublen); |
1285 | errcode = -1; | |
1286 | } | |
1287 | pnext = NULL; | |
1288 | } else { | |
5e8149f5 | 1289 | brcmf_err("COULDN'T ALLOC %d-BYTE GLOM, FORCE FAILURE\n", |
5b435de0 AS |
1290 | dlen); |
1291 | errcode = -1; | |
1292 | } | |
38b0b0dd | 1293 | sdio_release_host(bus->sdiodev->func[1]); |
80969836 | 1294 | bus->sdcnt.f2rxdata++; |
5b435de0 AS |
1295 | |
1296 | /* On failure, kill the superframe, allow a couple retries */ | |
1297 | if (errcode < 0) { | |
5e8149f5 | 1298 | brcmf_err("glom read of %d bytes failed: %d\n", |
5b435de0 | 1299 | dlen, errcode); |
5b435de0 | 1300 | |
38b0b0dd | 1301 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 AS |
1302 | if (bus->glomerr++ < 3) { |
1303 | brcmf_sdbrcm_rxfail(bus, true, true); | |
1304 | } else { | |
1305 | bus->glomerr = 0; | |
1306 | brcmf_sdbrcm_rxfail(bus, true, false); | |
80969836 | 1307 | bus->sdcnt.rxglomfail++; |
046808da | 1308 | brcmf_sdbrcm_free_glom(bus); |
5b435de0 | 1309 | } |
38b0b0dd | 1310 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
1311 | return 0; |
1312 | } | |
1e023829 JP |
1313 | |
1314 | brcmf_dbg_hex_dump(BRCMF_GLOM_ON(), | |
1315 | pfirst->data, min_t(int, pfirst->len, 48), | |
1316 | "SUPERFRAME:\n"); | |
5b435de0 | 1317 | |
9d7d6f95 FL |
1318 | rd_new.seq_num = rxseq; |
1319 | rd_new.len = dlen; | |
38b0b0dd | 1320 | sdio_claim_host(bus->sdiodev->func[1]); |
10510589 FL |
1321 | errcode = brcmf_sdio_hdparser(bus, pfirst->data, &rd_new, |
1322 | BRCMF_SDIO_FT_SUPER); | |
38b0b0dd | 1323 | sdio_release_host(bus->sdiodev->func[1]); |
9d7d6f95 | 1324 | bus->cur_read.len = rd_new.len_nxtfrm << 4; |
5b435de0 AS |
1325 | |
1326 | /* Remove superframe header, remember offset */ | |
9d7d6f95 FL |
1327 | skb_pull(pfirst, rd_new.dat_offset); |
1328 | sfdoff = rd_new.dat_offset; | |
0b45bf74 | 1329 | num = 0; |
5b435de0 AS |
1330 | |
1331 | /* Validate all the subframe headers */ | |
0b45bf74 AS |
1332 | skb_queue_walk(&bus->glom, pnext) { |
1333 | /* leave when invalid subframe is found */ | |
1334 | if (errcode) | |
1335 | break; | |
1336 | ||
9d7d6f95 FL |
1337 | rd_new.len = pnext->len; |
1338 | rd_new.seq_num = rxseq++; | |
38b0b0dd | 1339 | sdio_claim_host(bus->sdiodev->func[1]); |
10510589 FL |
1340 | errcode = brcmf_sdio_hdparser(bus, pnext->data, &rd_new, |
1341 | BRCMF_SDIO_FT_SUB); | |
38b0b0dd | 1342 | sdio_release_host(bus->sdiodev->func[1]); |
1e023829 | 1343 | brcmf_dbg_hex_dump(BRCMF_GLOM_ON(), |
9d7d6f95 | 1344 | pnext->data, 32, "subframe:\n"); |
5b435de0 | 1345 | |
0b45bf74 | 1346 | num++; |
5b435de0 AS |
1347 | } |
1348 | ||
1349 | if (errcode) { | |
1350 | /* Terminate frame on error, request | |
1351 | a couple retries */ | |
38b0b0dd | 1352 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 AS |
1353 | if (bus->glomerr++ < 3) { |
1354 | /* Restore superframe header space */ | |
1355 | skb_push(pfirst, sfdoff); | |
1356 | brcmf_sdbrcm_rxfail(bus, true, true); | |
1357 | } else { | |
1358 | bus->glomerr = 0; | |
1359 | brcmf_sdbrcm_rxfail(bus, true, false); | |
80969836 | 1360 | bus->sdcnt.rxglomfail++; |
046808da | 1361 | brcmf_sdbrcm_free_glom(bus); |
5b435de0 | 1362 | } |
38b0b0dd | 1363 | sdio_release_host(bus->sdiodev->func[1]); |
4754fcee | 1364 | bus->cur_read.len = 0; |
5b435de0 AS |
1365 | return 0; |
1366 | } | |
1367 | ||
1368 | /* Basic SD framing looks ok - process each packet (header) */ | |
5b435de0 | 1369 | |
0b45bf74 | 1370 | skb_queue_walk_safe(&bus->glom, pfirst, pnext) { |
5b435de0 AS |
1371 | dptr = (u8 *) (pfirst->data); |
1372 | sublen = get_unaligned_le16(dptr); | |
5b435de0 AS |
1373 | doff = SDPCM_DOFFSET_VALUE(&dptr[SDPCM_FRAMETAG_LEN]); |
1374 | ||
1e023829 | 1375 | brcmf_dbg_hex_dump(BRCMF_BYTES_ON() && BRCMF_DATA_ON(), |
9d7d6f95 FL |
1376 | dptr, pfirst->len, |
1377 | "Rx Subframe Data:\n"); | |
5b435de0 AS |
1378 | |
1379 | __skb_trim(pfirst, sublen); | |
1380 | skb_pull(pfirst, doff); | |
1381 | ||
1382 | if (pfirst->len == 0) { | |
0b45bf74 | 1383 | skb_unlink(pfirst, &bus->glom); |
5b435de0 | 1384 | brcmu_pkt_buf_free_skb(pfirst); |
5b435de0 | 1385 | continue; |
5b435de0 AS |
1386 | } |
1387 | ||
1e023829 JP |
1388 | brcmf_dbg_hex_dump(BRCMF_GLOM_ON(), |
1389 | pfirst->data, | |
1390 | min_t(int, pfirst->len, 32), | |
1391 | "subframe %d to stack, %p (%p/%d) nxt/lnk %p/%p\n", | |
1392 | bus->glom.qlen, pfirst, pfirst->data, | |
1393 | pfirst->len, pfirst->next, | |
1394 | pfirst->prev); | |
5b435de0 | 1395 | } |
0b45bf74 | 1396 | /* sent any remaining packets up */ |
7cdf57d3 | 1397 | if (bus->glom.qlen) |
a43af515 | 1398 | brcmf_rx_frames(bus->sdiodev->dev, &bus->glom); |
5b435de0 | 1399 | |
80969836 AS |
1400 | bus->sdcnt.rxglomframes++; |
1401 | bus->sdcnt.rxglompkts += bus->glom.qlen; | |
5b435de0 AS |
1402 | } |
1403 | return num; | |
1404 | } | |
1405 | ||
e92eedf4 | 1406 | static int brcmf_sdbrcm_dcmd_resp_wait(struct brcmf_sdio *bus, uint *condition, |
5b435de0 AS |
1407 | bool *pending) |
1408 | { | |
1409 | DECLARE_WAITQUEUE(wait, current); | |
1410 | int timeout = msecs_to_jiffies(DCMD_RESP_TIMEOUT); | |
1411 | ||
1412 | /* Wait until control frame is available */ | |
1413 | add_wait_queue(&bus->dcmd_resp_wait, &wait); | |
1414 | set_current_state(TASK_INTERRUPTIBLE); | |
1415 | ||
1416 | while (!(*condition) && (!signal_pending(current) && timeout)) | |
1417 | timeout = schedule_timeout(timeout); | |
1418 | ||
1419 | if (signal_pending(current)) | |
1420 | *pending = true; | |
1421 | ||
1422 | set_current_state(TASK_RUNNING); | |
1423 | remove_wait_queue(&bus->dcmd_resp_wait, &wait); | |
1424 | ||
1425 | return timeout; | |
1426 | } | |
1427 | ||
e92eedf4 | 1428 | static int brcmf_sdbrcm_dcmd_resp_wake(struct brcmf_sdio *bus) |
5b435de0 AS |
1429 | { |
1430 | if (waitqueue_active(&bus->dcmd_resp_wait)) | |
1431 | wake_up_interruptible(&bus->dcmd_resp_wait); | |
1432 | ||
1433 | return 0; | |
1434 | } | |
1435 | static void | |
e92eedf4 | 1436 | brcmf_sdbrcm_read_control(struct brcmf_sdio *bus, u8 *hdr, uint len, uint doff) |
5b435de0 AS |
1437 | { |
1438 | uint rdlen, pad; | |
dd43a01c | 1439 | u8 *buf = NULL, *rbuf; |
5b435de0 AS |
1440 | int sdret; |
1441 | ||
1442 | brcmf_dbg(TRACE, "Enter\n"); | |
1443 | ||
dd43a01c FL |
1444 | if (bus->rxblen) |
1445 | buf = vzalloc(bus->rxblen); | |
1446 | if (!buf) { | |
5e8149f5 | 1447 | brcmf_err("no memory for control frame\n"); |
dd43a01c FL |
1448 | goto done; |
1449 | } | |
1450 | rbuf = bus->rxbuf; | |
1451 | pad = ((unsigned long)rbuf % BRCMF_SDALIGN); | |
5b435de0 | 1452 | if (pad) |
dd43a01c | 1453 | rbuf += (BRCMF_SDALIGN - pad); |
5b435de0 AS |
1454 | |
1455 | /* Copy the already-read portion over */ | |
dd43a01c | 1456 | memcpy(buf, hdr, BRCMF_FIRSTREAD); |
5b435de0 AS |
1457 | if (len <= BRCMF_FIRSTREAD) |
1458 | goto gotpkt; | |
1459 | ||
1460 | /* Raise rdlen to next SDIO block to avoid tail command */ | |
1461 | rdlen = len - BRCMF_FIRSTREAD; | |
1462 | if (bus->roundup && bus->blocksize && (rdlen > bus->blocksize)) { | |
1463 | pad = bus->blocksize - (rdlen % bus->blocksize); | |
1464 | if ((pad <= bus->roundup) && (pad < bus->blocksize) && | |
b01a6b3c | 1465 | ((len + pad) < bus->sdiodev->bus_if->maxctl)) |
5b435de0 AS |
1466 | rdlen += pad; |
1467 | } else if (rdlen % BRCMF_SDALIGN) { | |
1468 | rdlen += BRCMF_SDALIGN - (rdlen % BRCMF_SDALIGN); | |
1469 | } | |
1470 | ||
1471 | /* Satisfy length-alignment requirements */ | |
1472 | if (rdlen & (ALIGNMENT - 1)) | |
1473 | rdlen = roundup(rdlen, ALIGNMENT); | |
1474 | ||
1475 | /* Drop if the read is too big or it exceeds our maximum */ | |
b01a6b3c | 1476 | if ((rdlen + BRCMF_FIRSTREAD) > bus->sdiodev->bus_if->maxctl) { |
5e8149f5 | 1477 | brcmf_err("%d-byte control read exceeds %d-byte buffer\n", |
b01a6b3c | 1478 | rdlen, bus->sdiodev->bus_if->maxctl); |
5b435de0 AS |
1479 | brcmf_sdbrcm_rxfail(bus, false, false); |
1480 | goto done; | |
1481 | } | |
1482 | ||
b01a6b3c | 1483 | if ((len - doff) > bus->sdiodev->bus_if->maxctl) { |
5e8149f5 | 1484 | brcmf_err("%d-byte ctl frame (%d-byte ctl data) exceeds %d-byte limit\n", |
b01a6b3c | 1485 | len, len - doff, bus->sdiodev->bus_if->maxctl); |
80969836 | 1486 | bus->sdcnt.rx_toolong++; |
5b435de0 AS |
1487 | brcmf_sdbrcm_rxfail(bus, false, false); |
1488 | goto done; | |
1489 | } | |
1490 | ||
dd43a01c | 1491 | /* Read remain of frame body */ |
5b435de0 AS |
1492 | sdret = brcmf_sdcard_recv_buf(bus->sdiodev, |
1493 | bus->sdiodev->sbwad, | |
1494 | SDIO_FUNC_2, | |
dd43a01c | 1495 | F2SYNC, rbuf, rdlen); |
80969836 | 1496 | bus->sdcnt.f2rxdata++; |
5b435de0 AS |
1497 | |
1498 | /* Control frame failures need retransmission */ | |
1499 | if (sdret < 0) { | |
5e8149f5 | 1500 | brcmf_err("read %d control bytes failed: %d\n", |
5b435de0 | 1501 | rdlen, sdret); |
80969836 | 1502 | bus->sdcnt.rxc_errors++; |
5b435de0 AS |
1503 | brcmf_sdbrcm_rxfail(bus, true, true); |
1504 | goto done; | |
dd43a01c FL |
1505 | } else |
1506 | memcpy(buf + BRCMF_FIRSTREAD, rbuf, rdlen); | |
5b435de0 AS |
1507 | |
1508 | gotpkt: | |
1509 | ||
1e023829 | 1510 | brcmf_dbg_hex_dump(BRCMF_BYTES_ON() && BRCMF_CTL_ON(), |
dd43a01c | 1511 | buf, len, "RxCtrl:\n"); |
5b435de0 AS |
1512 | |
1513 | /* Point to valid data and indicate its length */ | |
dd43a01c FL |
1514 | spin_lock_bh(&bus->rxctl_lock); |
1515 | if (bus->rxctl) { | |
5e8149f5 | 1516 | brcmf_err("last control frame is being processed.\n"); |
dd43a01c FL |
1517 | spin_unlock_bh(&bus->rxctl_lock); |
1518 | vfree(buf); | |
1519 | goto done; | |
1520 | } | |
1521 | bus->rxctl = buf + doff; | |
1522 | bus->rxctl_orig = buf; | |
5b435de0 | 1523 | bus->rxlen = len - doff; |
dd43a01c | 1524 | spin_unlock_bh(&bus->rxctl_lock); |
5b435de0 AS |
1525 | |
1526 | done: | |
1527 | /* Awake any waiters */ | |
1528 | brcmf_sdbrcm_dcmd_resp_wake(bus); | |
1529 | } | |
1530 | ||
1531 | /* Pad read to blocksize for efficiency */ | |
e92eedf4 | 1532 | static void brcmf_pad(struct brcmf_sdio *bus, u16 *pad, u16 *rdlen) |
5b435de0 AS |
1533 | { |
1534 | if (bus->roundup && bus->blocksize && *rdlen > bus->blocksize) { | |
1535 | *pad = bus->blocksize - (*rdlen % bus->blocksize); | |
1536 | if (*pad <= bus->roundup && *pad < bus->blocksize && | |
1537 | *rdlen + *pad + BRCMF_FIRSTREAD < MAX_RX_DATASZ) | |
1538 | *rdlen += *pad; | |
1539 | } else if (*rdlen % BRCMF_SDALIGN) { | |
1540 | *rdlen += BRCMF_SDALIGN - (*rdlen % BRCMF_SDALIGN); | |
1541 | } | |
1542 | } | |
1543 | ||
4754fcee | 1544 | static uint brcmf_sdio_readframes(struct brcmf_sdio *bus, uint maxframes) |
5b435de0 | 1545 | { |
5b435de0 | 1546 | struct sk_buff *pkt; /* Packet for event or data frames */ |
3aa7aad2 | 1547 | struct sk_buff_head pktlist; /* needed for bus interface */ |
5b435de0 | 1548 | u16 pad; /* Number of pad bytes to read */ |
5b435de0 AS |
1549 | uint rxleft = 0; /* Remaining number of frames allowed */ |
1550 | int sdret; /* Return code from calls */ | |
5b435de0 | 1551 | uint rxcount = 0; /* Total frames read */ |
4754fcee FL |
1552 | struct brcmf_sdio_read *rd = &bus->cur_read, rd_new; |
1553 | u8 head_read = 0; | |
5b435de0 AS |
1554 | |
1555 | brcmf_dbg(TRACE, "Enter\n"); | |
1556 | ||
1557 | /* Not finished unless we encounter no more frames indication */ | |
4754fcee | 1558 | bus->rxpending = true; |
5b435de0 | 1559 | |
4754fcee | 1560 | for (rd->seq_num = bus->rx_seq, rxleft = maxframes; |
8d169aa0 | 1561 | !bus->rxskip && rxleft && |
712ac5b3 | 1562 | bus->sdiodev->bus_if->state != BRCMF_BUS_DOWN; |
4754fcee | 1563 | rd->seq_num++, rxleft--) { |
5b435de0 AS |
1564 | |
1565 | /* Handle glomming separately */ | |
b83db862 | 1566 | if (bus->glomd || !skb_queue_empty(&bus->glom)) { |
5b435de0 AS |
1567 | u8 cnt; |
1568 | brcmf_dbg(GLOM, "calling rxglom: glomd %p, glom %p\n", | |
b83db862 | 1569 | bus->glomd, skb_peek(&bus->glom)); |
4754fcee | 1570 | cnt = brcmf_sdbrcm_rxglom(bus, rd->seq_num); |
5b435de0 | 1571 | brcmf_dbg(GLOM, "rxglom returned %d\n", cnt); |
4754fcee | 1572 | rd->seq_num += cnt - 1; |
5b435de0 AS |
1573 | rxleft = (rxleft > cnt) ? (rxleft - cnt) : 1; |
1574 | continue; | |
1575 | } | |
1576 | ||
4754fcee FL |
1577 | rd->len_left = rd->len; |
1578 | /* read header first for unknow frame length */ | |
38b0b0dd | 1579 | sdio_claim_host(bus->sdiodev->func[1]); |
4754fcee FL |
1580 | if (!rd->len) { |
1581 | sdret = brcmf_sdcard_recv_buf(bus->sdiodev, | |
1582 | bus->sdiodev->sbwad, | |
1583 | SDIO_FUNC_2, F2SYNC, | |
1584 | bus->rxhdr, | |
1585 | BRCMF_FIRSTREAD); | |
1586 | bus->sdcnt.f2rxhdrs++; | |
1587 | if (sdret < 0) { | |
5e8149f5 | 1588 | brcmf_err("RXHEADER FAILED: %d\n", |
4754fcee FL |
1589 | sdret); |
1590 | bus->sdcnt.rx_hdrfail++; | |
1591 | brcmf_sdbrcm_rxfail(bus, true, true); | |
38b0b0dd | 1592 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 | 1593 | continue; |
5b435de0 | 1594 | } |
5b435de0 | 1595 | |
4754fcee | 1596 | brcmf_dbg_hex_dump(BRCMF_BYTES_ON() || BRCMF_HDRS_ON(), |
1e023829 JP |
1597 | bus->rxhdr, SDPCM_HDRLEN, |
1598 | "RxHdr:\n"); | |
5b435de0 | 1599 | |
10510589 FL |
1600 | if (brcmf_sdio_hdparser(bus, bus->rxhdr, rd, |
1601 | BRCMF_SDIO_FT_NORMAL)) { | |
38b0b0dd | 1602 | sdio_release_host(bus->sdiodev->func[1]); |
4754fcee FL |
1603 | if (!bus->rxpending) |
1604 | break; | |
1605 | else | |
1606 | continue; | |
5b435de0 AS |
1607 | } |
1608 | ||
4754fcee FL |
1609 | if (rd->channel == SDPCM_CONTROL_CHANNEL) { |
1610 | brcmf_sdbrcm_read_control(bus, bus->rxhdr, | |
1611 | rd->len, | |
1612 | rd->dat_offset); | |
1613 | /* prepare the descriptor for the next read */ | |
1614 | rd->len = rd->len_nxtfrm << 4; | |
1615 | rd->len_nxtfrm = 0; | |
1616 | /* treat all packet as event if we don't know */ | |
1617 | rd->channel = SDPCM_EVENT_CHANNEL; | |
38b0b0dd | 1618 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
1619 | continue; |
1620 | } | |
4754fcee FL |
1621 | rd->len_left = rd->len > BRCMF_FIRSTREAD ? |
1622 | rd->len - BRCMF_FIRSTREAD : 0; | |
1623 | head_read = BRCMF_FIRSTREAD; | |
5b435de0 AS |
1624 | } |
1625 | ||
4754fcee | 1626 | brcmf_pad(bus, &pad, &rd->len_left); |
5b435de0 | 1627 | |
4754fcee FL |
1628 | pkt = brcmu_pkt_buf_get_skb(rd->len_left + head_read + |
1629 | BRCMF_SDALIGN); | |
5b435de0 AS |
1630 | if (!pkt) { |
1631 | /* Give up on data, request rtx of events */ | |
5e8149f5 | 1632 | brcmf_err("brcmu_pkt_buf_get_skb failed\n"); |
4754fcee FL |
1633 | brcmf_sdbrcm_rxfail(bus, false, |
1634 | RETRYCHAN(rd->channel)); | |
38b0b0dd | 1635 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
1636 | continue; |
1637 | } | |
4754fcee FL |
1638 | skb_pull(pkt, head_read); |
1639 | pkt_align(pkt, rd->len_left, BRCMF_SDALIGN); | |
5b435de0 | 1640 | |
5adfeb63 AS |
1641 | sdret = brcmf_sdcard_recv_pkt(bus->sdiodev, bus->sdiodev->sbwad, |
1642 | SDIO_FUNC_2, F2SYNC, pkt); | |
80969836 | 1643 | bus->sdcnt.f2rxdata++; |
38b0b0dd | 1644 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
1645 | |
1646 | if (sdret < 0) { | |
5e8149f5 | 1647 | brcmf_err("read %d bytes from channel %d failed: %d\n", |
4754fcee | 1648 | rd->len, rd->channel, sdret); |
5b435de0 | 1649 | brcmu_pkt_buf_free_skb(pkt); |
38b0b0dd | 1650 | sdio_claim_host(bus->sdiodev->func[1]); |
4754fcee FL |
1651 | brcmf_sdbrcm_rxfail(bus, true, |
1652 | RETRYCHAN(rd->channel)); | |
38b0b0dd | 1653 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
1654 | continue; |
1655 | } | |
1656 | ||
4754fcee FL |
1657 | if (head_read) { |
1658 | skb_push(pkt, head_read); | |
1659 | memcpy(pkt->data, bus->rxhdr, head_read); | |
1660 | head_read = 0; | |
1661 | } else { | |
1662 | memcpy(bus->rxhdr, pkt->data, SDPCM_HDRLEN); | |
1663 | rd_new.seq_num = rd->seq_num; | |
38b0b0dd | 1664 | sdio_claim_host(bus->sdiodev->func[1]); |
10510589 FL |
1665 | if (brcmf_sdio_hdparser(bus, bus->rxhdr, &rd_new, |
1666 | BRCMF_SDIO_FT_NORMAL)) { | |
4754fcee FL |
1667 | rd->len = 0; |
1668 | brcmu_pkt_buf_free_skb(pkt); | |
1669 | } | |
1670 | bus->sdcnt.rx_readahead_cnt++; | |
1671 | if (rd->len != roundup(rd_new.len, 16)) { | |
5e8149f5 | 1672 | brcmf_err("frame length mismatch:read %d, should be %d\n", |
4754fcee FL |
1673 | rd->len, |
1674 | roundup(rd_new.len, 16) >> 4); | |
1675 | rd->len = 0; | |
1676 | brcmf_sdbrcm_rxfail(bus, true, true); | |
38b0b0dd | 1677 | sdio_release_host(bus->sdiodev->func[1]); |
4754fcee FL |
1678 | brcmu_pkt_buf_free_skb(pkt); |
1679 | continue; | |
1680 | } | |
38b0b0dd | 1681 | sdio_release_host(bus->sdiodev->func[1]); |
4754fcee FL |
1682 | rd->len_nxtfrm = rd_new.len_nxtfrm; |
1683 | rd->channel = rd_new.channel; | |
1684 | rd->dat_offset = rd_new.dat_offset; | |
1685 | ||
1686 | brcmf_dbg_hex_dump(!(BRCMF_BYTES_ON() && | |
1687 | BRCMF_DATA_ON()) && | |
1688 | BRCMF_HDRS_ON(), | |
1689 | bus->rxhdr, SDPCM_HDRLEN, | |
1690 | "RxHdr:\n"); | |
1691 | ||
1692 | if (rd_new.channel == SDPCM_CONTROL_CHANNEL) { | |
5e8149f5 | 1693 | brcmf_err("readahead on control packet %d?\n", |
4754fcee FL |
1694 | rd_new.seq_num); |
1695 | /* Force retry w/normal header read */ | |
1696 | rd->len = 0; | |
38b0b0dd | 1697 | sdio_claim_host(bus->sdiodev->func[1]); |
4754fcee | 1698 | brcmf_sdbrcm_rxfail(bus, false, true); |
38b0b0dd | 1699 | sdio_release_host(bus->sdiodev->func[1]); |
4754fcee FL |
1700 | brcmu_pkt_buf_free_skb(pkt); |
1701 | continue; | |
1702 | } | |
1703 | } | |
5b435de0 | 1704 | |
1e023829 | 1705 | brcmf_dbg_hex_dump(BRCMF_BYTES_ON() && BRCMF_DATA_ON(), |
4754fcee | 1706 | pkt->data, rd->len, "Rx Data:\n"); |
5b435de0 | 1707 | |
5b435de0 | 1708 | /* Save superframe descriptor and allocate packet frame */ |
4754fcee | 1709 | if (rd->channel == SDPCM_GLOM_CHANNEL) { |
5b435de0 AS |
1710 | if (SDPCM_GLOMDESC(&bus->rxhdr[SDPCM_FRAMETAG_LEN])) { |
1711 | brcmf_dbg(GLOM, "glom descriptor, %d bytes:\n", | |
4754fcee | 1712 | rd->len); |
1e023829 | 1713 | brcmf_dbg_hex_dump(BRCMF_GLOM_ON(), |
4754fcee | 1714 | pkt->data, rd->len, |
1e023829 | 1715 | "Glom Data:\n"); |
4754fcee | 1716 | __skb_trim(pkt, rd->len); |
5b435de0 AS |
1717 | skb_pull(pkt, SDPCM_HDRLEN); |
1718 | bus->glomd = pkt; | |
1719 | } else { | |
5e8149f5 | 1720 | brcmf_err("%s: glom superframe w/o " |
5b435de0 | 1721 | "descriptor!\n", __func__); |
38b0b0dd | 1722 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 | 1723 | brcmf_sdbrcm_rxfail(bus, false, false); |
38b0b0dd | 1724 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 | 1725 | } |
4754fcee FL |
1726 | /* prepare the descriptor for the next read */ |
1727 | rd->len = rd->len_nxtfrm << 4; | |
1728 | rd->len_nxtfrm = 0; | |
1729 | /* treat all packet as event if we don't know */ | |
1730 | rd->channel = SDPCM_EVENT_CHANNEL; | |
5b435de0 AS |
1731 | continue; |
1732 | } | |
1733 | ||
1734 | /* Fill in packet len and prio, deliver upward */ | |
4754fcee FL |
1735 | __skb_trim(pkt, rd->len); |
1736 | skb_pull(pkt, rd->dat_offset); | |
1737 | ||
1738 | /* prepare the descriptor for the next read */ | |
1739 | rd->len = rd->len_nxtfrm << 4; | |
1740 | rd->len_nxtfrm = 0; | |
1741 | /* treat all packet as event if we don't know */ | |
1742 | rd->channel = SDPCM_EVENT_CHANNEL; | |
5b435de0 AS |
1743 | |
1744 | if (pkt->len == 0) { | |
1745 | brcmu_pkt_buf_free_skb(pkt); | |
1746 | continue; | |
5b435de0 AS |
1747 | } |
1748 | ||
3aa7aad2 AS |
1749 | skb_queue_head_init(&pktlist); |
1750 | skb_queue_tail(&pktlist, pkt); | |
a43af515 | 1751 | brcmf_rx_frames(bus->sdiodev->dev, &pktlist); |
5b435de0 | 1752 | } |
4754fcee | 1753 | |
5b435de0 | 1754 | rxcount = maxframes - rxleft; |
5b435de0 AS |
1755 | /* Message if we hit the limit */ |
1756 | if (!rxleft) | |
4754fcee | 1757 | brcmf_dbg(DATA, "hit rx limit of %d frames\n", maxframes); |
5b435de0 | 1758 | else |
5b435de0 AS |
1759 | brcmf_dbg(DATA, "processed %d frames\n", rxcount); |
1760 | /* Back off rxseq if awaiting rtx, update rx_seq */ | |
1761 | if (bus->rxskip) | |
4754fcee FL |
1762 | rd->seq_num--; |
1763 | bus->rx_seq = rd->seq_num; | |
5b435de0 AS |
1764 | |
1765 | return rxcount; | |
1766 | } | |
1767 | ||
5b435de0 | 1768 | static void |
e92eedf4 | 1769 | brcmf_sdbrcm_wait_event_wakeup(struct brcmf_sdio *bus) |
5b435de0 AS |
1770 | { |
1771 | if (waitqueue_active(&bus->ctrl_wait)) | |
1772 | wake_up_interruptible(&bus->ctrl_wait); | |
1773 | return; | |
1774 | } | |
1775 | ||
1776 | /* Writes a HW/SW header into the packet and sends it. */ | |
1777 | /* Assumes: (a) header space already there, (b) caller holds lock */ | |
e92eedf4 | 1778 | static int brcmf_sdbrcm_txpkt(struct brcmf_sdio *bus, struct sk_buff *pkt, |
5b435de0 AS |
1779 | uint chan, bool free_pkt) |
1780 | { | |
1781 | int ret; | |
1782 | u8 *frame; | |
1783 | u16 len, pad = 0; | |
1784 | u32 swheader; | |
1785 | struct sk_buff *new; | |
1786 | int i; | |
1787 | ||
1788 | brcmf_dbg(TRACE, "Enter\n"); | |
1789 | ||
1790 | frame = (u8 *) (pkt->data); | |
1791 | ||
1792 | /* Add alignment padding, allocate new packet if needed */ | |
1793 | pad = ((unsigned long)frame % BRCMF_SDALIGN); | |
1794 | if (pad) { | |
1795 | if (skb_headroom(pkt) < pad) { | |
1796 | brcmf_dbg(INFO, "insufficient headroom %d for %d pad\n", | |
1797 | skb_headroom(pkt), pad); | |
9c1a043a | 1798 | bus->sdiodev->bus_if->tx_realloc++; |
5b435de0 AS |
1799 | new = brcmu_pkt_buf_get_skb(pkt->len + BRCMF_SDALIGN); |
1800 | if (!new) { | |
5e8149f5 | 1801 | brcmf_err("couldn't allocate new %d-byte packet\n", |
5b435de0 AS |
1802 | pkt->len + BRCMF_SDALIGN); |
1803 | ret = -ENOMEM; | |
1804 | goto done; | |
1805 | } | |
1806 | ||
1807 | pkt_align(new, pkt->len, BRCMF_SDALIGN); | |
1808 | memcpy(new->data, pkt->data, pkt->len); | |
1809 | if (free_pkt) | |
1810 | brcmu_pkt_buf_free_skb(pkt); | |
1811 | /* free the pkt if canned one is not used */ | |
1812 | free_pkt = true; | |
1813 | pkt = new; | |
1814 | frame = (u8 *) (pkt->data); | |
1815 | /* precondition: (frame % BRCMF_SDALIGN) == 0) */ | |
1816 | pad = 0; | |
1817 | } else { | |
1818 | skb_push(pkt, pad); | |
1819 | frame = (u8 *) (pkt->data); | |
1820 | /* precondition: pad + SDPCM_HDRLEN <= pkt->len */ | |
1821 | memset(frame, 0, pad + SDPCM_HDRLEN); | |
1822 | } | |
1823 | } | |
1824 | /* precondition: pad < BRCMF_SDALIGN */ | |
1825 | ||
1826 | /* Hardware tag: 2 byte len followed by 2 byte ~len check (all LE) */ | |
1827 | len = (u16) (pkt->len); | |
1828 | *(__le16 *) frame = cpu_to_le16(len); | |
1829 | *(((__le16 *) frame) + 1) = cpu_to_le16(~len); | |
1830 | ||
1831 | /* Software tag: channel, sequence number, data offset */ | |
1832 | swheader = | |
1833 | ((chan << SDPCM_CHANNEL_SHIFT) & SDPCM_CHANNEL_MASK) | bus->tx_seq | | |
1834 | (((pad + | |
1835 | SDPCM_HDRLEN) << SDPCM_DOFFSET_SHIFT) & SDPCM_DOFFSET_MASK); | |
1836 | ||
1837 | put_unaligned_le32(swheader, frame + SDPCM_FRAMETAG_LEN); | |
1838 | put_unaligned_le32(0, frame + SDPCM_FRAMETAG_LEN + sizeof(swheader)); | |
1839 | ||
8ae74654 | 1840 | #ifdef DEBUG |
5b435de0 | 1841 | tx_packets[pkt->priority]++; |
18aad4f8 | 1842 | #endif |
1e023829 JP |
1843 | |
1844 | brcmf_dbg_hex_dump(BRCMF_BYTES_ON() && | |
1845 | ((BRCMF_CTL_ON() && chan == SDPCM_CONTROL_CHANNEL) || | |
1846 | (BRCMF_DATA_ON() && chan != SDPCM_CONTROL_CHANNEL)), | |
1847 | frame, len, "Tx Frame:\n"); | |
1848 | brcmf_dbg_hex_dump(!(BRCMF_BYTES_ON() && | |
1849 | ((BRCMF_CTL_ON() && | |
1850 | chan == SDPCM_CONTROL_CHANNEL) || | |
1851 | (BRCMF_DATA_ON() && | |
1852 | chan != SDPCM_CONTROL_CHANNEL))) && | |
1853 | BRCMF_HDRS_ON(), | |
1854 | frame, min_t(u16, len, 16), "TxHdr:\n"); | |
5b435de0 AS |
1855 | |
1856 | /* Raise len to next SDIO block to eliminate tail command */ | |
1857 | if (bus->roundup && bus->blocksize && (len > bus->blocksize)) { | |
1858 | u16 pad = bus->blocksize - (len % bus->blocksize); | |
1859 | if ((pad <= bus->roundup) && (pad < bus->blocksize)) | |
1860 | len += pad; | |
1861 | } else if (len % BRCMF_SDALIGN) { | |
1862 | len += BRCMF_SDALIGN - (len % BRCMF_SDALIGN); | |
1863 | } | |
1864 | ||
1865 | /* Some controllers have trouble with odd bytes -- round to even */ | |
1866 | if (len & (ALIGNMENT - 1)) | |
1867 | len = roundup(len, ALIGNMENT); | |
1868 | ||
38b0b0dd | 1869 | sdio_claim_host(bus->sdiodev->func[1]); |
5adfeb63 AS |
1870 | ret = brcmf_sdcard_send_pkt(bus->sdiodev, bus->sdiodev->sbwad, |
1871 | SDIO_FUNC_2, F2SYNC, pkt); | |
80969836 | 1872 | bus->sdcnt.f2txdata++; |
5b435de0 AS |
1873 | |
1874 | if (ret < 0) { | |
1875 | /* On failure, abort the command and terminate the frame */ | |
1876 | brcmf_dbg(INFO, "sdio error %d, abort command and terminate frame\n", | |
1877 | ret); | |
80969836 | 1878 | bus->sdcnt.tx_sderrs++; |
5b435de0 AS |
1879 | |
1880 | brcmf_sdcard_abort(bus->sdiodev, SDIO_FUNC_2); | |
3bba829f FL |
1881 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_FRAMECTRL, |
1882 | SFC_WF_TERM, NULL); | |
80969836 | 1883 | bus->sdcnt.f1regdata++; |
5b435de0 AS |
1884 | |
1885 | for (i = 0; i < 3; i++) { | |
1886 | u8 hi, lo; | |
45db339c FL |
1887 | hi = brcmf_sdio_regrb(bus->sdiodev, |
1888 | SBSDIO_FUNC1_WFRAMEBCHI, NULL); | |
1889 | lo = brcmf_sdio_regrb(bus->sdiodev, | |
1890 | SBSDIO_FUNC1_WFRAMEBCLO, NULL); | |
80969836 | 1891 | bus->sdcnt.f1regdata += 2; |
5b435de0 AS |
1892 | if ((hi == 0) && (lo == 0)) |
1893 | break; | |
1894 | } | |
1895 | ||
1896 | } | |
38b0b0dd | 1897 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
1898 | if (ret == 0) |
1899 | bus->tx_seq = (bus->tx_seq + 1) % SDPCM_SEQUENCE_WRAP; | |
1900 | ||
1901 | done: | |
1902 | /* restore pkt buffer pointer before calling tx complete routine */ | |
1903 | skb_pull(pkt, SDPCM_HDRLEN + pad); | |
c995788f | 1904 | brcmf_txcomplete(bus->sdiodev->dev, pkt, ret != 0); |
5b435de0 AS |
1905 | |
1906 | if (free_pkt) | |
1907 | brcmu_pkt_buf_free_skb(pkt); | |
1908 | ||
1909 | return ret; | |
1910 | } | |
1911 | ||
e92eedf4 | 1912 | static uint brcmf_sdbrcm_sendfromq(struct brcmf_sdio *bus, uint maxframes) |
5b435de0 AS |
1913 | { |
1914 | struct sk_buff *pkt; | |
1915 | u32 intstatus = 0; | |
5b435de0 AS |
1916 | int ret = 0, prec_out; |
1917 | uint cnt = 0; | |
1918 | uint datalen; | |
1919 | u8 tx_prec_map; | |
1920 | ||
5b435de0 AS |
1921 | brcmf_dbg(TRACE, "Enter\n"); |
1922 | ||
1923 | tx_prec_map = ~bus->flowcontrol; | |
1924 | ||
1925 | /* Send frames until the limit or some other event */ | |
1926 | for (cnt = 0; (cnt < maxframes) && data_ok(bus); cnt++) { | |
1927 | spin_lock_bh(&bus->txqlock); | |
1928 | pkt = brcmu_pktq_mdeq(&bus->txq, tx_prec_map, &prec_out); | |
1929 | if (pkt == NULL) { | |
1930 | spin_unlock_bh(&bus->txqlock); | |
1931 | break; | |
1932 | } | |
1933 | spin_unlock_bh(&bus->txqlock); | |
1934 | datalen = pkt->len - SDPCM_HDRLEN; | |
1935 | ||
1936 | ret = brcmf_sdbrcm_txpkt(bus, pkt, SDPCM_DATA_CHANNEL, true); | |
5b435de0 AS |
1937 | |
1938 | /* In poll mode, need to check for other events */ | |
1939 | if (!bus->intr && cnt) { | |
1940 | /* Check device status, signal pending interrupt */ | |
38b0b0dd | 1941 | sdio_claim_host(bus->sdiodev->func[1]); |
5c15c23a FL |
1942 | ret = r_sdreg32(bus, &intstatus, |
1943 | offsetof(struct sdpcmd_regs, | |
1944 | intstatus)); | |
38b0b0dd | 1945 | sdio_release_host(bus->sdiodev->func[1]); |
80969836 | 1946 | bus->sdcnt.f2txdata++; |
5c15c23a | 1947 | if (ret != 0) |
5b435de0 AS |
1948 | break; |
1949 | if (intstatus & bus->hostintmask) | |
1d382273 | 1950 | atomic_set(&bus->ipend, 1); |
5b435de0 AS |
1951 | } |
1952 | } | |
1953 | ||
1954 | /* Deflow-control stack if needed */ | |
05dde977 | 1955 | if ((bus->sdiodev->bus_if->state == BRCMF_BUS_DATA) && |
c8bf3484 | 1956 | bus->txoff && (pktq_len(&bus->txq) < TXLOW)) { |
90d03ff7 HM |
1957 | bus->txoff = false; |
1958 | brcmf_txflowblock(bus->sdiodev->dev, false); | |
c8bf3484 | 1959 | } |
5b435de0 AS |
1960 | |
1961 | return cnt; | |
1962 | } | |
1963 | ||
a9ffda88 FL |
1964 | static void brcmf_sdbrcm_bus_stop(struct device *dev) |
1965 | { | |
1966 | u32 local_hostintmask; | |
1967 | u8 saveclk; | |
a9ffda88 FL |
1968 | int err; |
1969 | struct brcmf_bus *bus_if = dev_get_drvdata(dev); | |
0a332e46 | 1970 | struct brcmf_sdio_dev *sdiodev = bus_if->bus_priv.sdio; |
a9ffda88 FL |
1971 | struct brcmf_sdio *bus = sdiodev->bus; |
1972 | ||
1973 | brcmf_dbg(TRACE, "Enter\n"); | |
1974 | ||
1975 | if (bus->watchdog_tsk) { | |
1976 | send_sig(SIGTERM, bus->watchdog_tsk, 1); | |
1977 | kthread_stop(bus->watchdog_tsk); | |
1978 | bus->watchdog_tsk = NULL; | |
1979 | } | |
1980 | ||
38b0b0dd | 1981 | sdio_claim_host(bus->sdiodev->func[1]); |
a9ffda88 | 1982 | |
a9ffda88 FL |
1983 | /* Enable clock for device interrupts */ |
1984 | brcmf_sdbrcm_clkctl(bus, CLK_AVAIL, false); | |
1985 | ||
1986 | /* Disable and clear interrupts at the chip level also */ | |
58692750 | 1987 | w_sdreg32(bus, 0, offsetof(struct sdpcmd_regs, hostintmask)); |
a9ffda88 FL |
1988 | local_hostintmask = bus->hostintmask; |
1989 | bus->hostintmask = 0; | |
1990 | ||
1991 | /* Change our idea of bus state */ | |
1992 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; | |
1993 | ||
1994 | /* Force clocks on backplane to be sure F2 interrupt propagates */ | |
45db339c FL |
1995 | saveclk = brcmf_sdio_regrb(bus->sdiodev, |
1996 | SBSDIO_FUNC1_CHIPCLKCSR, &err); | |
a9ffda88 | 1997 | if (!err) { |
3bba829f FL |
1998 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_CHIPCLKCSR, |
1999 | (saveclk | SBSDIO_FORCE_HT), &err); | |
a9ffda88 FL |
2000 | } |
2001 | if (err) | |
5e8149f5 | 2002 | brcmf_err("Failed to force clock for F2: err %d\n", err); |
a9ffda88 FL |
2003 | |
2004 | /* Turn off the bus (F2), free any pending packets */ | |
2005 | brcmf_dbg(INTR, "disable SDIO interrupts\n"); | |
3bba829f FL |
2006 | brcmf_sdio_regwb(bus->sdiodev, SDIO_CCCR_IOEx, SDIO_FUNC_ENABLE_1, |
2007 | NULL); | |
a9ffda88 FL |
2008 | |
2009 | /* Clear any pending interrupts now that F2 is disabled */ | |
2010 | w_sdreg32(bus, local_hostintmask, | |
58692750 | 2011 | offsetof(struct sdpcmd_regs, intstatus)); |
a9ffda88 FL |
2012 | |
2013 | /* Turn off the backplane clock (only) */ | |
2014 | brcmf_sdbrcm_clkctl(bus, CLK_SDONLY, false); | |
38b0b0dd | 2015 | sdio_release_host(bus->sdiodev->func[1]); |
a9ffda88 FL |
2016 | |
2017 | /* Clear the data packet queues */ | |
2018 | brcmu_pktq_flush(&bus->txq, true, NULL, NULL); | |
2019 | ||
2020 | /* Clear any held glomming stuff */ | |
2021 | if (bus->glomd) | |
2022 | brcmu_pkt_buf_free_skb(bus->glomd); | |
2023 | brcmf_sdbrcm_free_glom(bus); | |
2024 | ||
2025 | /* Clear rx control and wake any waiters */ | |
dd43a01c | 2026 | spin_lock_bh(&bus->rxctl_lock); |
a9ffda88 | 2027 | bus->rxlen = 0; |
dd43a01c | 2028 | spin_unlock_bh(&bus->rxctl_lock); |
a9ffda88 FL |
2029 | brcmf_sdbrcm_dcmd_resp_wake(bus); |
2030 | ||
2031 | /* Reset some F2 state stuff */ | |
2032 | bus->rxskip = false; | |
2033 | bus->tx_seq = bus->rx_seq = 0; | |
a9ffda88 FL |
2034 | } |
2035 | ||
ba89bf19 FL |
2036 | #ifdef CONFIG_BRCMFMAC_SDIO_OOB |
2037 | static inline void brcmf_sdbrcm_clrintr(struct brcmf_sdio *bus) | |
2038 | { | |
2039 | unsigned long flags; | |
2040 | ||
2041 | spin_lock_irqsave(&bus->sdiodev->irq_en_lock, flags); | |
1d382273 | 2042 | if (!bus->sdiodev->irq_en && !atomic_read(&bus->ipend)) { |
ba89bf19 FL |
2043 | enable_irq(bus->sdiodev->irq); |
2044 | bus->sdiodev->irq_en = true; | |
2045 | } | |
2046 | spin_unlock_irqrestore(&bus->sdiodev->irq_en_lock, flags); | |
2047 | } | |
2048 | #else | |
2049 | static inline void brcmf_sdbrcm_clrintr(struct brcmf_sdio *bus) | |
2050 | { | |
2051 | } | |
2052 | #endif /* CONFIG_BRCMFMAC_SDIO_OOB */ | |
2053 | ||
f1e68c2e FL |
2054 | static inline void brcmf_sdbrcm_adddpctsk(struct brcmf_sdio *bus) |
2055 | { | |
2056 | struct list_head *new_hd; | |
2057 | unsigned long flags; | |
2058 | ||
2059 | if (in_interrupt()) | |
2060 | new_hd = kzalloc(sizeof(struct list_head), GFP_ATOMIC); | |
2061 | else | |
2062 | new_hd = kzalloc(sizeof(struct list_head), GFP_KERNEL); | |
2063 | if (new_hd == NULL) | |
2064 | return; | |
2065 | ||
2066 | spin_lock_irqsave(&bus->dpc_tl_lock, flags); | |
2067 | list_add_tail(new_hd, &bus->dpc_tsklst); | |
2068 | spin_unlock_irqrestore(&bus->dpc_tl_lock, flags); | |
2069 | } | |
2070 | ||
4531603a FL |
2071 | static int brcmf_sdio_intr_rstatus(struct brcmf_sdio *bus) |
2072 | { | |
2073 | u8 idx; | |
2074 | u32 addr; | |
2075 | unsigned long val; | |
2076 | int n, ret; | |
2077 | ||
2078 | idx = brcmf_sdio_chip_getinfidx(bus->ci, BCMA_CORE_SDIO_DEV); | |
2079 | addr = bus->ci->c_inf[idx].base + | |
2080 | offsetof(struct sdpcmd_regs, intstatus); | |
2081 | ||
2082 | ret = brcmf_sdio_regrw_helper(bus->sdiodev, addr, &val, false); | |
2083 | bus->sdcnt.f1regdata++; | |
2084 | if (ret != 0) | |
2085 | val = 0; | |
2086 | ||
2087 | val &= bus->hostintmask; | |
2088 | atomic_set(&bus->fcstate, !!(val & I_HMB_FC_STATE)); | |
2089 | ||
2090 | /* Clear interrupts */ | |
2091 | if (val) { | |
2092 | ret = brcmf_sdio_regrw_helper(bus->sdiodev, addr, &val, true); | |
2093 | bus->sdcnt.f1regdata++; | |
2094 | } | |
2095 | ||
2096 | if (ret) { | |
2097 | atomic_set(&bus->intstatus, 0); | |
2098 | } else if (val) { | |
2099 | for_each_set_bit(n, &val, 32) | |
2100 | set_bit(n, (unsigned long *)&bus->intstatus.counter); | |
2101 | } | |
2102 | ||
2103 | return ret; | |
2104 | } | |
2105 | ||
f1e68c2e | 2106 | static void brcmf_sdbrcm_dpc(struct brcmf_sdio *bus) |
5b435de0 | 2107 | { |
4531603a FL |
2108 | u32 newstatus = 0; |
2109 | unsigned long intstatus; | |
5b435de0 AS |
2110 | uint rxlimit = bus->rxbound; /* Rx frames to read before resched */ |
2111 | uint txlimit = bus->txbound; /* Tx frames to send before resched */ | |
2112 | uint framecnt = 0; /* Temporary counter of tx/rx frames */ | |
4531603a | 2113 | int err = 0, n; |
5b435de0 AS |
2114 | |
2115 | brcmf_dbg(TRACE, "Enter\n"); | |
2116 | ||
38b0b0dd | 2117 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 AS |
2118 | |
2119 | /* If waiting for HTAVAIL, check status */ | |
2120 | if (bus->clkstate == CLK_PENDING) { | |
5b435de0 AS |
2121 | u8 clkctl, devctl = 0; |
2122 | ||
8ae74654 | 2123 | #ifdef DEBUG |
5b435de0 | 2124 | /* Check for inconsistent device control */ |
45db339c FL |
2125 | devctl = brcmf_sdio_regrb(bus->sdiodev, |
2126 | SBSDIO_DEVICE_CTL, &err); | |
5b435de0 | 2127 | if (err) { |
5e8149f5 | 2128 | brcmf_err("error reading DEVCTL: %d\n", err); |
712ac5b3 | 2129 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; |
5b435de0 | 2130 | } |
8ae74654 | 2131 | #endif /* DEBUG */ |
5b435de0 AS |
2132 | |
2133 | /* Read CSR, if clock on switch to AVAIL, else ignore */ | |
45db339c FL |
2134 | clkctl = brcmf_sdio_regrb(bus->sdiodev, |
2135 | SBSDIO_FUNC1_CHIPCLKCSR, &err); | |
5b435de0 | 2136 | if (err) { |
5e8149f5 | 2137 | brcmf_err("error reading CSR: %d\n", |
5b435de0 | 2138 | err); |
712ac5b3 | 2139 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; |
5b435de0 AS |
2140 | } |
2141 | ||
2142 | brcmf_dbg(INFO, "DPC: PENDING, devctl 0x%02x clkctl 0x%02x\n", | |
2143 | devctl, clkctl); | |
2144 | ||
2145 | if (SBSDIO_HTAV(clkctl)) { | |
45db339c FL |
2146 | devctl = brcmf_sdio_regrb(bus->sdiodev, |
2147 | SBSDIO_DEVICE_CTL, &err); | |
5b435de0 | 2148 | if (err) { |
5e8149f5 | 2149 | brcmf_err("error reading DEVCTL: %d\n", |
5b435de0 | 2150 | err); |
712ac5b3 | 2151 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; |
5b435de0 AS |
2152 | } |
2153 | devctl &= ~SBSDIO_DEVCTL_CA_INT_ONLY; | |
3bba829f FL |
2154 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_DEVICE_CTL, |
2155 | devctl, &err); | |
5b435de0 | 2156 | if (err) { |
5e8149f5 | 2157 | brcmf_err("error writing DEVCTL: %d\n", |
5b435de0 | 2158 | err); |
712ac5b3 | 2159 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; |
5b435de0 AS |
2160 | } |
2161 | bus->clkstate = CLK_AVAIL; | |
5b435de0 AS |
2162 | } |
2163 | } | |
2164 | ||
5b435de0 AS |
2165 | /* Make sure backplane clock is on */ |
2166 | brcmf_sdbrcm_clkctl(bus, CLK_AVAIL, true); | |
5b435de0 AS |
2167 | |
2168 | /* Pending interrupt indicates new device status */ | |
1d382273 FL |
2169 | if (atomic_read(&bus->ipend) > 0) { |
2170 | atomic_set(&bus->ipend, 0); | |
4531603a | 2171 | err = brcmf_sdio_intr_rstatus(bus); |
5b435de0 AS |
2172 | } |
2173 | ||
4531603a FL |
2174 | /* Start with leftover status bits */ |
2175 | intstatus = atomic_xchg(&bus->intstatus, 0); | |
5b435de0 AS |
2176 | |
2177 | /* Handle flow-control change: read new state in case our ack | |
2178 | * crossed another change interrupt. If change still set, assume | |
2179 | * FC ON for safety, let next loop through do the debounce. | |
2180 | */ | |
2181 | if (intstatus & I_HMB_FC_CHANGE) { | |
2182 | intstatus &= ~I_HMB_FC_CHANGE; | |
5c15c23a FL |
2183 | err = w_sdreg32(bus, I_HMB_FC_CHANGE, |
2184 | offsetof(struct sdpcmd_regs, intstatus)); | |
5b435de0 | 2185 | |
5c15c23a FL |
2186 | err = r_sdreg32(bus, &newstatus, |
2187 | offsetof(struct sdpcmd_regs, intstatus)); | |
80969836 | 2188 | bus->sdcnt.f1regdata += 2; |
4531603a FL |
2189 | atomic_set(&bus->fcstate, |
2190 | !!(newstatus & (I_HMB_FC_STATE | I_HMB_FC_CHANGE))); | |
5b435de0 AS |
2191 | intstatus |= (newstatus & bus->hostintmask); |
2192 | } | |
2193 | ||
2194 | /* Handle host mailbox indication */ | |
2195 | if (intstatus & I_HMB_HOST_INT) { | |
2196 | intstatus &= ~I_HMB_HOST_INT; | |
2197 | intstatus |= brcmf_sdbrcm_hostmail(bus); | |
2198 | } | |
2199 | ||
38b0b0dd | 2200 | sdio_release_host(bus->sdiodev->func[1]); |
7cdf57d3 | 2201 | |
5b435de0 AS |
2202 | /* Generally don't ask for these, can get CRC errors... */ |
2203 | if (intstatus & I_WR_OOSYNC) { | |
5e8149f5 | 2204 | brcmf_err("Dongle reports WR_OOSYNC\n"); |
5b435de0 AS |
2205 | intstatus &= ~I_WR_OOSYNC; |
2206 | } | |
2207 | ||
2208 | if (intstatus & I_RD_OOSYNC) { | |
5e8149f5 | 2209 | brcmf_err("Dongle reports RD_OOSYNC\n"); |
5b435de0 AS |
2210 | intstatus &= ~I_RD_OOSYNC; |
2211 | } | |
2212 | ||
2213 | if (intstatus & I_SBINT) { | |
5e8149f5 | 2214 | brcmf_err("Dongle reports SBINT\n"); |
5b435de0 AS |
2215 | intstatus &= ~I_SBINT; |
2216 | } | |
2217 | ||
2218 | /* Would be active due to wake-wlan in gSPI */ | |
2219 | if (intstatus & I_CHIPACTIVE) { | |
2220 | brcmf_dbg(INFO, "Dongle reports CHIPACTIVE\n"); | |
2221 | intstatus &= ~I_CHIPACTIVE; | |
2222 | } | |
2223 | ||
2224 | /* Ignore frame indications if rxskip is set */ | |
2225 | if (bus->rxskip) | |
2226 | intstatus &= ~I_HMB_FRAME_IND; | |
2227 | ||
2228 | /* On frame indication, read available frames */ | |
03d5c360 | 2229 | if (PKT_AVAILABLE() && bus->clkstate == CLK_AVAIL) { |
4754fcee FL |
2230 | framecnt = brcmf_sdio_readframes(bus, rxlimit); |
2231 | if (!bus->rxpending) | |
5b435de0 AS |
2232 | intstatus &= ~I_HMB_FRAME_IND; |
2233 | rxlimit -= min(framecnt, rxlimit); | |
2234 | } | |
2235 | ||
2236 | /* Keep still-pending events for next scheduling */ | |
4531603a FL |
2237 | if (intstatus) { |
2238 | for_each_set_bit(n, &intstatus, 32) | |
2239 | set_bit(n, (unsigned long *)&bus->intstatus.counter); | |
2240 | } | |
5b435de0 | 2241 | |
ba89bf19 FL |
2242 | brcmf_sdbrcm_clrintr(bus); |
2243 | ||
5b435de0 AS |
2244 | if (data_ok(bus) && bus->ctrl_frame_stat && |
2245 | (bus->clkstate == CLK_AVAIL)) { | |
03d5c360 | 2246 | int i; |
5b435de0 | 2247 | |
38b0b0dd | 2248 | sdio_claim_host(bus->sdiodev->func[1]); |
03d5c360 | 2249 | err = brcmf_sdcard_send_buf(bus->sdiodev, bus->sdiodev->sbwad, |
2c208890 | 2250 | SDIO_FUNC_2, F2SYNC, bus->ctrl_frame_buf, |
5adfeb63 | 2251 | (u32) bus->ctrl_frame_len); |
5b435de0 | 2252 | |
03d5c360 | 2253 | if (err < 0) { |
5b435de0 AS |
2254 | /* On failure, abort the command and |
2255 | terminate the frame */ | |
2256 | brcmf_dbg(INFO, "sdio error %d, abort command and terminate frame\n", | |
03d5c360 | 2257 | err); |
80969836 | 2258 | bus->sdcnt.tx_sderrs++; |
5b435de0 AS |
2259 | |
2260 | brcmf_sdcard_abort(bus->sdiodev, SDIO_FUNC_2); | |
2261 | ||
3bba829f | 2262 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_FRAMECTRL, |
5c15c23a | 2263 | SFC_WF_TERM, &err); |
80969836 | 2264 | bus->sdcnt.f1regdata++; |
5b435de0 AS |
2265 | |
2266 | for (i = 0; i < 3; i++) { | |
2267 | u8 hi, lo; | |
45db339c FL |
2268 | hi = brcmf_sdio_regrb(bus->sdiodev, |
2269 | SBSDIO_FUNC1_WFRAMEBCHI, | |
5c15c23a | 2270 | &err); |
45db339c FL |
2271 | lo = brcmf_sdio_regrb(bus->sdiodev, |
2272 | SBSDIO_FUNC1_WFRAMEBCLO, | |
5c15c23a | 2273 | &err); |
80969836 | 2274 | bus->sdcnt.f1regdata += 2; |
5b435de0 AS |
2275 | if ((hi == 0) && (lo == 0)) |
2276 | break; | |
2277 | } | |
2278 | ||
03d5c360 | 2279 | } else { |
5b435de0 | 2280 | bus->tx_seq = (bus->tx_seq + 1) % SDPCM_SEQUENCE_WRAP; |
03d5c360 | 2281 | } |
38b0b0dd | 2282 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
2283 | bus->ctrl_frame_stat = false; |
2284 | brcmf_sdbrcm_wait_event_wakeup(bus); | |
2285 | } | |
2286 | /* Send queued frames (limit 1 if rx may still be pending) */ | |
4531603a | 2287 | else if ((bus->clkstate == CLK_AVAIL) && !atomic_read(&bus->fcstate) && |
5b435de0 AS |
2288 | brcmu_pktq_mlen(&bus->txq, ~bus->flowcontrol) && txlimit |
2289 | && data_ok(bus)) { | |
4754fcee FL |
2290 | framecnt = bus->rxpending ? min(txlimit, bus->txminmax) : |
2291 | txlimit; | |
5b435de0 AS |
2292 | framecnt = brcmf_sdbrcm_sendfromq(bus, framecnt); |
2293 | txlimit -= framecnt; | |
2294 | } | |
2295 | ||
5c15c23a | 2296 | if ((bus->sdiodev->bus_if->state == BRCMF_BUS_DOWN) || (err != 0)) { |
5e8149f5 | 2297 | brcmf_err("failed backplane access over SDIO, halting operation\n"); |
712ac5b3 | 2298 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; |
4531603a FL |
2299 | atomic_set(&bus->intstatus, 0); |
2300 | } else if (atomic_read(&bus->intstatus) || | |
2301 | atomic_read(&bus->ipend) > 0 || | |
2302 | (!atomic_read(&bus->fcstate) && | |
2303 | brcmu_pktq_mlen(&bus->txq, ~bus->flowcontrol) && | |
2304 | data_ok(bus)) || PKT_AVAILABLE()) { | |
f1e68c2e | 2305 | brcmf_sdbrcm_adddpctsk(bus); |
5b435de0 AS |
2306 | } |
2307 | ||
5b435de0 AS |
2308 | /* If we're done for now, turn off clock request. */ |
2309 | if ((bus->clkstate != CLK_PENDING) | |
2310 | && bus->idletime == BRCMF_IDLE_IMMEDIATE) { | |
2311 | bus->activity = false; | |
38b0b0dd | 2312 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 | 2313 | brcmf_sdbrcm_clkctl(bus, CLK_NONE, false); |
38b0b0dd | 2314 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 | 2315 | } |
5b435de0 AS |
2316 | } |
2317 | ||
b9692d17 | 2318 | static int brcmf_sdbrcm_bus_txdata(struct device *dev, struct sk_buff *pkt) |
5b435de0 AS |
2319 | { |
2320 | int ret = -EBADE; | |
2321 | uint datalen, prec; | |
bf347bb9 | 2322 | struct brcmf_bus *bus_if = dev_get_drvdata(dev); |
0a332e46 | 2323 | struct brcmf_sdio_dev *sdiodev = bus_if->bus_priv.sdio; |
bf347bb9 | 2324 | struct brcmf_sdio *bus = sdiodev->bus; |
f1e68c2e | 2325 | unsigned long flags; |
5b435de0 AS |
2326 | |
2327 | brcmf_dbg(TRACE, "Enter\n"); | |
2328 | ||
2329 | datalen = pkt->len; | |
2330 | ||
2331 | /* Add space for the header */ | |
2332 | skb_push(pkt, SDPCM_HDRLEN); | |
2333 | /* precondition: IS_ALIGNED((unsigned long)(pkt->data), 2) */ | |
2334 | ||
2335 | prec = prio2prec((pkt->priority & PRIOMASK)); | |
2336 | ||
2337 | /* Check for existing queue, current flow-control, | |
2338 | pending event, or pending clock */ | |
2339 | brcmf_dbg(TRACE, "deferring pktq len %d\n", pktq_len(&bus->txq)); | |
80969836 | 2340 | bus->sdcnt.fcqueued++; |
5b435de0 AS |
2341 | |
2342 | /* Priority based enq */ | |
2343 | spin_lock_bh(&bus->txqlock); | |
23677ce3 | 2344 | if (!brcmf_c_prec_enq(bus->sdiodev->dev, &bus->txq, pkt, prec)) { |
5b435de0 | 2345 | skb_pull(pkt, SDPCM_HDRLEN); |
c995788f | 2346 | brcmf_txcomplete(bus->sdiodev->dev, pkt, false); |
5b435de0 | 2347 | brcmu_pkt_buf_free_skb(pkt); |
5e8149f5 | 2348 | brcmf_err("out of bus->txq !!!\n"); |
5b435de0 AS |
2349 | ret = -ENOSR; |
2350 | } else { | |
2351 | ret = 0; | |
2352 | } | |
2353 | spin_unlock_bh(&bus->txqlock); | |
2354 | ||
c8bf3484 | 2355 | if (pktq_len(&bus->txq) >= TXHI) { |
90d03ff7 HM |
2356 | bus->txoff = true; |
2357 | brcmf_txflowblock(bus->sdiodev->dev, true); | |
c8bf3484 | 2358 | } |
5b435de0 | 2359 | |
8ae74654 | 2360 | #ifdef DEBUG |
5b435de0 AS |
2361 | if (pktq_plen(&bus->txq, prec) > qcount[prec]) |
2362 | qcount[prec] = pktq_plen(&bus->txq, prec); | |
2363 | #endif | |
f1e68c2e FL |
2364 | |
2365 | spin_lock_irqsave(&bus->dpc_tl_lock, flags); | |
2366 | if (list_empty(&bus->dpc_tsklst)) { | |
2367 | spin_unlock_irqrestore(&bus->dpc_tl_lock, flags); | |
2368 | ||
2369 | brcmf_sdbrcm_adddpctsk(bus); | |
2370 | queue_work(bus->brcmf_wq, &bus->datawork); | |
2371 | } else { | |
2372 | spin_unlock_irqrestore(&bus->dpc_tl_lock, flags); | |
5b435de0 AS |
2373 | } |
2374 | ||
2375 | return ret; | |
2376 | } | |
2377 | ||
2378 | static int | |
e92eedf4 | 2379 | brcmf_sdbrcm_membytes(struct brcmf_sdio *bus, bool write, u32 address, u8 *data, |
5b435de0 AS |
2380 | uint size) |
2381 | { | |
2382 | int bcmerror = 0; | |
2383 | u32 sdaddr; | |
2384 | uint dsize; | |
2385 | ||
2386 | /* Determine initial transfer parameters */ | |
2387 | sdaddr = address & SBSDIO_SB_OFT_ADDR_MASK; | |
2388 | if ((sdaddr + size) & SBSDIO_SBWINDOW_MASK) | |
2389 | dsize = (SBSDIO_SB_OFT_ADDR_LIMIT - sdaddr); | |
2390 | else | |
2391 | dsize = size; | |
2392 | ||
7057fd00 FL |
2393 | sdio_claim_host(bus->sdiodev->func[1]); |
2394 | ||
5b435de0 AS |
2395 | /* Set the backplane window to include the start address */ |
2396 | bcmerror = brcmf_sdcard_set_sbaddr_window(bus->sdiodev, address); | |
2397 | if (bcmerror) { | |
5e8149f5 | 2398 | brcmf_err("window change failed\n"); |
5b435de0 AS |
2399 | goto xfer_done; |
2400 | } | |
2401 | ||
2402 | /* Do the transfer(s) */ | |
2403 | while (size) { | |
2404 | brcmf_dbg(INFO, "%s %d bytes at offset 0x%08x in window 0x%08x\n", | |
2405 | write ? "write" : "read", dsize, | |
2406 | sdaddr, address & SBSDIO_SBWINDOW_MASK); | |
2407 | bcmerror = brcmf_sdcard_rwdata(bus->sdiodev, write, | |
2408 | sdaddr, data, dsize); | |
2409 | if (bcmerror) { | |
5e8149f5 | 2410 | brcmf_err("membytes transfer failed\n"); |
5b435de0 AS |
2411 | break; |
2412 | } | |
2413 | ||
2414 | /* Adjust for next transfer (if any) */ | |
2415 | size -= dsize; | |
2416 | if (size) { | |
2417 | data += dsize; | |
2418 | address += dsize; | |
2419 | bcmerror = brcmf_sdcard_set_sbaddr_window(bus->sdiodev, | |
2420 | address); | |
2421 | if (bcmerror) { | |
5e8149f5 | 2422 | brcmf_err("window change failed\n"); |
5b435de0 AS |
2423 | break; |
2424 | } | |
2425 | sdaddr = 0; | |
2426 | dsize = min_t(uint, SBSDIO_SB_OFT_ADDR_LIMIT, size); | |
2427 | } | |
2428 | } | |
2429 | ||
2430 | xfer_done: | |
2431 | /* Return the window to backplane enumeration space for core access */ | |
2432 | if (brcmf_sdcard_set_sbaddr_window(bus->sdiodev, bus->sdiodev->sbwad)) | |
5e8149f5 | 2433 | brcmf_err("FAILED to set window back to 0x%x\n", |
5b435de0 AS |
2434 | bus->sdiodev->sbwad); |
2435 | ||
7057fd00 FL |
2436 | sdio_release_host(bus->sdiodev->func[1]); |
2437 | ||
5b435de0 AS |
2438 | return bcmerror; |
2439 | } | |
2440 | ||
8ae74654 | 2441 | #ifdef DEBUG |
5b435de0 AS |
2442 | #define CONSOLE_LINE_MAX 192 |
2443 | ||
e92eedf4 | 2444 | static int brcmf_sdbrcm_readconsole(struct brcmf_sdio *bus) |
5b435de0 AS |
2445 | { |
2446 | struct brcmf_console *c = &bus->console; | |
2447 | u8 line[CONSOLE_LINE_MAX], ch; | |
2448 | u32 n, idx, addr; | |
2449 | int rv; | |
2450 | ||
2451 | /* Don't do anything until FWREADY updates console address */ | |
2452 | if (bus->console_addr == 0) | |
2453 | return 0; | |
2454 | ||
2455 | /* Read console log struct */ | |
2456 | addr = bus->console_addr + offsetof(struct rte_console, log_le); | |
2457 | rv = brcmf_sdbrcm_membytes(bus, false, addr, (u8 *)&c->log_le, | |
2458 | sizeof(c->log_le)); | |
2459 | if (rv < 0) | |
2460 | return rv; | |
2461 | ||
2462 | /* Allocate console buffer (one time only) */ | |
2463 | if (c->buf == NULL) { | |
2464 | c->bufsize = le32_to_cpu(c->log_le.buf_size); | |
2465 | c->buf = kmalloc(c->bufsize, GFP_ATOMIC); | |
2466 | if (c->buf == NULL) | |
2467 | return -ENOMEM; | |
2468 | } | |
2469 | ||
2470 | idx = le32_to_cpu(c->log_le.idx); | |
2471 | ||
2472 | /* Protect against corrupt value */ | |
2473 | if (idx > c->bufsize) | |
2474 | return -EBADE; | |
2475 | ||
2476 | /* Skip reading the console buffer if the index pointer | |
2477 | has not moved */ | |
2478 | if (idx == c->last) | |
2479 | return 0; | |
2480 | ||
2481 | /* Read the console buffer */ | |
2482 | addr = le32_to_cpu(c->log_le.buf); | |
2483 | rv = brcmf_sdbrcm_membytes(bus, false, addr, c->buf, c->bufsize); | |
2484 | if (rv < 0) | |
2485 | return rv; | |
2486 | ||
2487 | while (c->last != idx) { | |
2488 | for (n = 0; n < CONSOLE_LINE_MAX - 2; n++) { | |
2489 | if (c->last == idx) { | |
2490 | /* This would output a partial line. | |
2491 | * Instead, back up | |
2492 | * the buffer pointer and output this | |
2493 | * line next time around. | |
2494 | */ | |
2495 | if (c->last >= n) | |
2496 | c->last -= n; | |
2497 | else | |
2498 | c->last = c->bufsize - n; | |
2499 | goto break2; | |
2500 | } | |
2501 | ch = c->buf[c->last]; | |
2502 | c->last = (c->last + 1) % c->bufsize; | |
2503 | if (ch == '\n') | |
2504 | break; | |
2505 | line[n] = ch; | |
2506 | } | |
2507 | ||
2508 | if (n > 0) { | |
2509 | if (line[n - 1] == '\r') | |
2510 | n--; | |
2511 | line[n] = 0; | |
18aad4f8 | 2512 | pr_debug("CONSOLE: %s\n", line); |
5b435de0 AS |
2513 | } |
2514 | } | |
2515 | break2: | |
2516 | ||
2517 | return 0; | |
2518 | } | |
8ae74654 | 2519 | #endif /* DEBUG */ |
5b435de0 | 2520 | |
e92eedf4 | 2521 | static int brcmf_tx_frame(struct brcmf_sdio *bus, u8 *frame, u16 len) |
5b435de0 AS |
2522 | { |
2523 | int i; | |
2524 | int ret; | |
2525 | ||
2526 | bus->ctrl_frame_stat = false; | |
5adfeb63 AS |
2527 | ret = brcmf_sdcard_send_buf(bus->sdiodev, bus->sdiodev->sbwad, |
2528 | SDIO_FUNC_2, F2SYNC, frame, len); | |
5b435de0 AS |
2529 | |
2530 | if (ret < 0) { | |
2531 | /* On failure, abort the command and terminate the frame */ | |
2532 | brcmf_dbg(INFO, "sdio error %d, abort command and terminate frame\n", | |
2533 | ret); | |
80969836 | 2534 | bus->sdcnt.tx_sderrs++; |
5b435de0 AS |
2535 | |
2536 | brcmf_sdcard_abort(bus->sdiodev, SDIO_FUNC_2); | |
2537 | ||
3bba829f FL |
2538 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_FRAMECTRL, |
2539 | SFC_WF_TERM, NULL); | |
80969836 | 2540 | bus->sdcnt.f1regdata++; |
5b435de0 AS |
2541 | |
2542 | for (i = 0; i < 3; i++) { | |
2543 | u8 hi, lo; | |
45db339c FL |
2544 | hi = brcmf_sdio_regrb(bus->sdiodev, |
2545 | SBSDIO_FUNC1_WFRAMEBCHI, NULL); | |
2546 | lo = brcmf_sdio_regrb(bus->sdiodev, | |
2547 | SBSDIO_FUNC1_WFRAMEBCLO, NULL); | |
80969836 | 2548 | bus->sdcnt.f1regdata += 2; |
5b435de0 AS |
2549 | if (hi == 0 && lo == 0) |
2550 | break; | |
2551 | } | |
2552 | return ret; | |
2553 | } | |
2554 | ||
2555 | bus->tx_seq = (bus->tx_seq + 1) % SDPCM_SEQUENCE_WRAP; | |
2556 | ||
2557 | return ret; | |
2558 | } | |
2559 | ||
fcf094f4 | 2560 | static int |
47a1ce78 | 2561 | brcmf_sdbrcm_bus_txctl(struct device *dev, unsigned char *msg, uint msglen) |
5b435de0 AS |
2562 | { |
2563 | u8 *frame; | |
2564 | u16 len; | |
2565 | u32 swheader; | |
2566 | uint retries = 0; | |
2567 | u8 doff = 0; | |
2568 | int ret = -1; | |
47a1ce78 | 2569 | struct brcmf_bus *bus_if = dev_get_drvdata(dev); |
0a332e46 | 2570 | struct brcmf_sdio_dev *sdiodev = bus_if->bus_priv.sdio; |
47a1ce78 | 2571 | struct brcmf_sdio *bus = sdiodev->bus; |
f1e68c2e | 2572 | unsigned long flags; |
5b435de0 AS |
2573 | |
2574 | brcmf_dbg(TRACE, "Enter\n"); | |
2575 | ||
2576 | /* Back the pointer to make a room for bus header */ | |
2577 | frame = msg - SDPCM_HDRLEN; | |
2578 | len = (msglen += SDPCM_HDRLEN); | |
2579 | ||
2580 | /* Add alignment padding (optional for ctl frames) */ | |
2581 | doff = ((unsigned long)frame % BRCMF_SDALIGN); | |
2582 | if (doff) { | |
2583 | frame -= doff; | |
2584 | len += doff; | |
2585 | msglen += doff; | |
2586 | memset(frame, 0, doff + SDPCM_HDRLEN); | |
2587 | } | |
2588 | /* precondition: doff < BRCMF_SDALIGN */ | |
2589 | doff += SDPCM_HDRLEN; | |
2590 | ||
2591 | /* Round send length to next SDIO block */ | |
2592 | if (bus->roundup && bus->blocksize && (len > bus->blocksize)) { | |
2593 | u16 pad = bus->blocksize - (len % bus->blocksize); | |
2594 | if ((pad <= bus->roundup) && (pad < bus->blocksize)) | |
2595 | len += pad; | |
2596 | } else if (len % BRCMF_SDALIGN) { | |
2597 | len += BRCMF_SDALIGN - (len % BRCMF_SDALIGN); | |
2598 | } | |
2599 | ||
2600 | /* Satisfy length-alignment requirements */ | |
2601 | if (len & (ALIGNMENT - 1)) | |
2602 | len = roundup(len, ALIGNMENT); | |
2603 | ||
2604 | /* precondition: IS_ALIGNED((unsigned long)frame, 2) */ | |
2605 | ||
5b435de0 | 2606 | /* Make sure backplane clock is on */ |
38b0b0dd | 2607 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 | 2608 | brcmf_sdbrcm_clkctl(bus, CLK_AVAIL, false); |
38b0b0dd | 2609 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
2610 | |
2611 | /* Hardware tag: 2 byte len followed by 2 byte ~len check (all LE) */ | |
2612 | *(__le16 *) frame = cpu_to_le16((u16) msglen); | |
2613 | *(((__le16 *) frame) + 1) = cpu_to_le16(~msglen); | |
2614 | ||
2615 | /* Software tag: channel, sequence number, data offset */ | |
2616 | swheader = | |
2617 | ((SDPCM_CONTROL_CHANNEL << SDPCM_CHANNEL_SHIFT) & | |
2618 | SDPCM_CHANNEL_MASK) | |
2619 | | bus->tx_seq | ((doff << SDPCM_DOFFSET_SHIFT) & | |
2620 | SDPCM_DOFFSET_MASK); | |
2621 | put_unaligned_le32(swheader, frame + SDPCM_FRAMETAG_LEN); | |
2622 | put_unaligned_le32(0, frame + SDPCM_FRAMETAG_LEN + sizeof(swheader)); | |
2623 | ||
2624 | if (!data_ok(bus)) { | |
2625 | brcmf_dbg(INFO, "No bus credit bus->tx_max %d, bus->tx_seq %d\n", | |
2626 | bus->tx_max, bus->tx_seq); | |
2627 | bus->ctrl_frame_stat = true; | |
2628 | /* Send from dpc */ | |
2629 | bus->ctrl_frame_buf = frame; | |
2630 | bus->ctrl_frame_len = len; | |
2631 | ||
fd67dc83 FL |
2632 | wait_event_interruptible_timeout(bus->ctrl_wait, |
2633 | !bus->ctrl_frame_stat, | |
2634 | msecs_to_jiffies(2000)); | |
5b435de0 | 2635 | |
23677ce3 | 2636 | if (!bus->ctrl_frame_stat) { |
5b435de0 AS |
2637 | brcmf_dbg(INFO, "ctrl_frame_stat == false\n"); |
2638 | ret = 0; | |
2639 | } else { | |
2640 | brcmf_dbg(INFO, "ctrl_frame_stat == true\n"); | |
2641 | ret = -1; | |
2642 | } | |
2643 | } | |
2644 | ||
2645 | if (ret == -1) { | |
1e023829 JP |
2646 | brcmf_dbg_hex_dump(BRCMF_BYTES_ON() && BRCMF_CTL_ON(), |
2647 | frame, len, "Tx Frame:\n"); | |
2648 | brcmf_dbg_hex_dump(!(BRCMF_BYTES_ON() && BRCMF_CTL_ON()) && | |
2649 | BRCMF_HDRS_ON(), | |
2650 | frame, min_t(u16, len, 16), "TxHdr:\n"); | |
5b435de0 AS |
2651 | |
2652 | do { | |
38b0b0dd | 2653 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 | 2654 | ret = brcmf_tx_frame(bus, frame, len); |
38b0b0dd | 2655 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
2656 | } while (ret < 0 && retries++ < TXRETRIES); |
2657 | } | |
2658 | ||
f1e68c2e FL |
2659 | spin_lock_irqsave(&bus->dpc_tl_lock, flags); |
2660 | if ((bus->idletime == BRCMF_IDLE_IMMEDIATE) && | |
2661 | list_empty(&bus->dpc_tsklst)) { | |
2662 | spin_unlock_irqrestore(&bus->dpc_tl_lock, flags); | |
2663 | ||
5b435de0 | 2664 | bus->activity = false; |
38b0b0dd | 2665 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 | 2666 | brcmf_sdbrcm_clkctl(bus, CLK_NONE, true); |
38b0b0dd | 2667 | sdio_release_host(bus->sdiodev->func[1]); |
f1e68c2e FL |
2668 | } else { |
2669 | spin_unlock_irqrestore(&bus->dpc_tl_lock, flags); | |
5b435de0 AS |
2670 | } |
2671 | ||
5b435de0 | 2672 | if (ret) |
80969836 | 2673 | bus->sdcnt.tx_ctlerrs++; |
5b435de0 | 2674 | else |
80969836 | 2675 | bus->sdcnt.tx_ctlpkts++; |
5b435de0 AS |
2676 | |
2677 | return ret ? -EIO : 0; | |
2678 | } | |
2679 | ||
80969836 | 2680 | #ifdef DEBUG |
4fc0d016 AS |
2681 | static inline bool brcmf_sdio_valid_shared_address(u32 addr) |
2682 | { | |
2683 | return !(addr == 0 || ((~addr >> 16) & 0xffff) == (addr & 0xffff)); | |
2684 | } | |
2685 | ||
2686 | static int brcmf_sdio_readshared(struct brcmf_sdio *bus, | |
2687 | struct sdpcm_shared *sh) | |
2688 | { | |
2689 | u32 addr; | |
2690 | int rv; | |
2691 | u32 shaddr = 0; | |
2692 | struct sdpcm_shared_le sh_le; | |
2693 | __le32 addr_le; | |
2694 | ||
2695 | shaddr = bus->ramsize - 4; | |
2696 | ||
2697 | /* | |
2698 | * Read last word in socram to determine | |
2699 | * address of sdpcm_shared structure | |
2700 | */ | |
38b0b0dd | 2701 | sdio_claim_host(bus->sdiodev->func[1]); |
4fc0d016 AS |
2702 | rv = brcmf_sdbrcm_membytes(bus, false, shaddr, |
2703 | (u8 *)&addr_le, 4); | |
38b0b0dd | 2704 | sdio_claim_host(bus->sdiodev->func[1]); |
4fc0d016 AS |
2705 | if (rv < 0) |
2706 | return rv; | |
2707 | ||
2708 | addr = le32_to_cpu(addr_le); | |
2709 | ||
2710 | brcmf_dbg(INFO, "sdpcm_shared address 0x%08X\n", addr); | |
2711 | ||
2712 | /* | |
2713 | * Check if addr is valid. | |
2714 | * NVRAM length at the end of memory should have been overwritten. | |
2715 | */ | |
2716 | if (!brcmf_sdio_valid_shared_address(addr)) { | |
5e8149f5 | 2717 | brcmf_err("invalid sdpcm_shared address 0x%08X\n", |
4fc0d016 AS |
2718 | addr); |
2719 | return -EINVAL; | |
2720 | } | |
2721 | ||
2722 | /* Read hndrte_shared structure */ | |
38b0b0dd | 2723 | sdio_claim_host(bus->sdiodev->func[1]); |
4fc0d016 AS |
2724 | rv = brcmf_sdbrcm_membytes(bus, false, addr, (u8 *)&sh_le, |
2725 | sizeof(struct sdpcm_shared_le)); | |
38b0b0dd | 2726 | sdio_release_host(bus->sdiodev->func[1]); |
4fc0d016 AS |
2727 | if (rv < 0) |
2728 | return rv; | |
2729 | ||
2730 | /* Endianness */ | |
2731 | sh->flags = le32_to_cpu(sh_le.flags); | |
2732 | sh->trap_addr = le32_to_cpu(sh_le.trap_addr); | |
2733 | sh->assert_exp_addr = le32_to_cpu(sh_le.assert_exp_addr); | |
2734 | sh->assert_file_addr = le32_to_cpu(sh_le.assert_file_addr); | |
2735 | sh->assert_line = le32_to_cpu(sh_le.assert_line); | |
2736 | sh->console_addr = le32_to_cpu(sh_le.console_addr); | |
2737 | sh->msgtrace_addr = le32_to_cpu(sh_le.msgtrace_addr); | |
2738 | ||
2739 | if ((sh->flags & SDPCM_SHARED_VERSION_MASK) != SDPCM_SHARED_VERSION) { | |
5e8149f5 | 2740 | brcmf_err("sdpcm_shared version mismatch: dhd %d dongle %d\n", |
4fc0d016 AS |
2741 | SDPCM_SHARED_VERSION, |
2742 | sh->flags & SDPCM_SHARED_VERSION_MASK); | |
2743 | return -EPROTO; | |
2744 | } | |
2745 | ||
2746 | return 0; | |
2747 | } | |
2748 | ||
2749 | static int brcmf_sdio_dump_console(struct brcmf_sdio *bus, | |
2750 | struct sdpcm_shared *sh, char __user *data, | |
2751 | size_t count) | |
2752 | { | |
2753 | u32 addr, console_ptr, console_size, console_index; | |
2754 | char *conbuf = NULL; | |
2755 | __le32 sh_val; | |
2756 | int rv; | |
2757 | loff_t pos = 0; | |
2758 | int nbytes = 0; | |
2759 | ||
2760 | /* obtain console information from device memory */ | |
2761 | addr = sh->console_addr + offsetof(struct rte_console, log_le); | |
2762 | rv = brcmf_sdbrcm_membytes(bus, false, addr, | |
2763 | (u8 *)&sh_val, sizeof(u32)); | |
2764 | if (rv < 0) | |
2765 | return rv; | |
2766 | console_ptr = le32_to_cpu(sh_val); | |
2767 | ||
2768 | addr = sh->console_addr + offsetof(struct rte_console, log_le.buf_size); | |
2769 | rv = brcmf_sdbrcm_membytes(bus, false, addr, | |
2770 | (u8 *)&sh_val, sizeof(u32)); | |
2771 | if (rv < 0) | |
2772 | return rv; | |
2773 | console_size = le32_to_cpu(sh_val); | |
2774 | ||
2775 | addr = sh->console_addr + offsetof(struct rte_console, log_le.idx); | |
2776 | rv = brcmf_sdbrcm_membytes(bus, false, addr, | |
2777 | (u8 *)&sh_val, sizeof(u32)); | |
2778 | if (rv < 0) | |
2779 | return rv; | |
2780 | console_index = le32_to_cpu(sh_val); | |
2781 | ||
2782 | /* allocate buffer for console data */ | |
2783 | if (console_size <= CONSOLE_BUFFER_MAX) | |
2784 | conbuf = vzalloc(console_size+1); | |
2785 | ||
2786 | if (!conbuf) | |
2787 | return -ENOMEM; | |
2788 | ||
2789 | /* obtain the console data from device */ | |
2790 | conbuf[console_size] = '\0'; | |
2791 | rv = brcmf_sdbrcm_membytes(bus, false, console_ptr, (u8 *)conbuf, | |
2792 | console_size); | |
2793 | if (rv < 0) | |
2794 | goto done; | |
2795 | ||
2796 | rv = simple_read_from_buffer(data, count, &pos, | |
2797 | conbuf + console_index, | |
2798 | console_size - console_index); | |
2799 | if (rv < 0) | |
2800 | goto done; | |
2801 | ||
2802 | nbytes = rv; | |
2803 | if (console_index > 0) { | |
2804 | pos = 0; | |
2805 | rv = simple_read_from_buffer(data+nbytes, count, &pos, | |
2806 | conbuf, console_index - 1); | |
2807 | if (rv < 0) | |
2808 | goto done; | |
2809 | rv += nbytes; | |
2810 | } | |
2811 | done: | |
2812 | vfree(conbuf); | |
2813 | return rv; | |
2814 | } | |
2815 | ||
2816 | static int brcmf_sdio_trap_info(struct brcmf_sdio *bus, struct sdpcm_shared *sh, | |
2817 | char __user *data, size_t count) | |
2818 | { | |
2819 | int error, res; | |
2820 | char buf[350]; | |
2821 | struct brcmf_trap_info tr; | |
2822 | int nbytes; | |
2823 | loff_t pos = 0; | |
2824 | ||
2825 | if ((sh->flags & SDPCM_SHARED_TRAP) == 0) | |
2826 | return 0; | |
2827 | ||
38b0b0dd | 2828 | sdio_claim_host(bus->sdiodev->func[1]); |
4fc0d016 AS |
2829 | error = brcmf_sdbrcm_membytes(bus, false, sh->trap_addr, (u8 *)&tr, |
2830 | sizeof(struct brcmf_trap_info)); | |
2831 | if (error < 0) | |
2832 | return error; | |
2833 | ||
2834 | nbytes = brcmf_sdio_dump_console(bus, sh, data, count); | |
38b0b0dd | 2835 | sdio_release_host(bus->sdiodev->func[1]); |
4fc0d016 AS |
2836 | if (nbytes < 0) |
2837 | return nbytes; | |
2838 | ||
2839 | res = scnprintf(buf, sizeof(buf), | |
2840 | "dongle trap info: type 0x%x @ epc 0x%08x\n" | |
2841 | " cpsr 0x%08x spsr 0x%08x sp 0x%08x\n" | |
2842 | " lr 0x%08x pc 0x%08x offset 0x%x\n" | |
2843 | " r0 0x%08x r1 0x%08x r2 0x%08x r3 0x%08x\n" | |
2844 | " r4 0x%08x r5 0x%08x r6 0x%08x r7 0x%08x\n", | |
2845 | le32_to_cpu(tr.type), le32_to_cpu(tr.epc), | |
2846 | le32_to_cpu(tr.cpsr), le32_to_cpu(tr.spsr), | |
2847 | le32_to_cpu(tr.r13), le32_to_cpu(tr.r14), | |
9bd02c6b | 2848 | le32_to_cpu(tr.pc), sh->trap_addr, |
4fc0d016 AS |
2849 | le32_to_cpu(tr.r0), le32_to_cpu(tr.r1), |
2850 | le32_to_cpu(tr.r2), le32_to_cpu(tr.r3), | |
2851 | le32_to_cpu(tr.r4), le32_to_cpu(tr.r5), | |
2852 | le32_to_cpu(tr.r6), le32_to_cpu(tr.r7)); | |
2853 | ||
2854 | error = simple_read_from_buffer(data+nbytes, count, &pos, buf, res); | |
2855 | if (error < 0) | |
2856 | return error; | |
2857 | ||
2858 | nbytes += error; | |
2859 | return nbytes; | |
2860 | } | |
2861 | ||
2862 | static int brcmf_sdio_assert_info(struct brcmf_sdio *bus, | |
2863 | struct sdpcm_shared *sh, char __user *data, | |
2864 | size_t count) | |
2865 | { | |
2866 | int error = 0; | |
2867 | char buf[200]; | |
2868 | char file[80] = "?"; | |
2869 | char expr[80] = "<???>"; | |
2870 | int res; | |
2871 | loff_t pos = 0; | |
2872 | ||
2873 | if ((sh->flags & SDPCM_SHARED_ASSERT_BUILT) == 0) { | |
2874 | brcmf_dbg(INFO, "firmware not built with -assert\n"); | |
2875 | return 0; | |
2876 | } else if ((sh->flags & SDPCM_SHARED_ASSERT) == 0) { | |
2877 | brcmf_dbg(INFO, "no assert in dongle\n"); | |
2878 | return 0; | |
2879 | } | |
2880 | ||
38b0b0dd | 2881 | sdio_claim_host(bus->sdiodev->func[1]); |
4fc0d016 AS |
2882 | if (sh->assert_file_addr != 0) { |
2883 | error = brcmf_sdbrcm_membytes(bus, false, sh->assert_file_addr, | |
2884 | (u8 *)file, 80); | |
2885 | if (error < 0) | |
2886 | return error; | |
2887 | } | |
2888 | if (sh->assert_exp_addr != 0) { | |
2889 | error = brcmf_sdbrcm_membytes(bus, false, sh->assert_exp_addr, | |
2890 | (u8 *)expr, 80); | |
2891 | if (error < 0) | |
2892 | return error; | |
2893 | } | |
38b0b0dd | 2894 | sdio_release_host(bus->sdiodev->func[1]); |
4fc0d016 AS |
2895 | |
2896 | res = scnprintf(buf, sizeof(buf), | |
2897 | "dongle assert: %s:%d: assert(%s)\n", | |
2898 | file, sh->assert_line, expr); | |
2899 | return simple_read_from_buffer(data, count, &pos, buf, res); | |
2900 | } | |
2901 | ||
2902 | static int brcmf_sdbrcm_checkdied(struct brcmf_sdio *bus) | |
2903 | { | |
2904 | int error; | |
2905 | struct sdpcm_shared sh; | |
2906 | ||
4fc0d016 | 2907 | error = brcmf_sdio_readshared(bus, &sh); |
4fc0d016 AS |
2908 | |
2909 | if (error < 0) | |
2910 | return error; | |
2911 | ||
2912 | if ((sh.flags & SDPCM_SHARED_ASSERT_BUILT) == 0) | |
2913 | brcmf_dbg(INFO, "firmware not built with -assert\n"); | |
2914 | else if (sh.flags & SDPCM_SHARED_ASSERT) | |
5e8149f5 | 2915 | brcmf_err("assertion in dongle\n"); |
4fc0d016 AS |
2916 | |
2917 | if (sh.flags & SDPCM_SHARED_TRAP) | |
5e8149f5 | 2918 | brcmf_err("firmware trap in dongle\n"); |
4fc0d016 AS |
2919 | |
2920 | return 0; | |
2921 | } | |
2922 | ||
2923 | static int brcmf_sdbrcm_died_dump(struct brcmf_sdio *bus, char __user *data, | |
2924 | size_t count, loff_t *ppos) | |
2925 | { | |
2926 | int error = 0; | |
2927 | struct sdpcm_shared sh; | |
2928 | int nbytes = 0; | |
2929 | loff_t pos = *ppos; | |
2930 | ||
2931 | if (pos != 0) | |
2932 | return 0; | |
2933 | ||
4fc0d016 AS |
2934 | error = brcmf_sdio_readshared(bus, &sh); |
2935 | if (error < 0) | |
2936 | goto done; | |
2937 | ||
2938 | error = brcmf_sdio_assert_info(bus, &sh, data, count); | |
2939 | if (error < 0) | |
2940 | goto done; | |
2941 | ||
2942 | nbytes = error; | |
2943 | error = brcmf_sdio_trap_info(bus, &sh, data, count); | |
2944 | if (error < 0) | |
2945 | goto done; | |
2946 | ||
2947 | error += nbytes; | |
2948 | *ppos += error; | |
2949 | done: | |
4fc0d016 AS |
2950 | return error; |
2951 | } | |
2952 | ||
2953 | static ssize_t brcmf_sdio_forensic_read(struct file *f, char __user *data, | |
2954 | size_t count, loff_t *ppos) | |
2955 | { | |
2956 | struct brcmf_sdio *bus = f->private_data; | |
2957 | int res; | |
2958 | ||
2959 | res = brcmf_sdbrcm_died_dump(bus, data, count, ppos); | |
2960 | if (res > 0) | |
2961 | *ppos += res; | |
2962 | return (ssize_t)res; | |
2963 | } | |
2964 | ||
2965 | static const struct file_operations brcmf_sdio_forensic_ops = { | |
2966 | .owner = THIS_MODULE, | |
2967 | .open = simple_open, | |
2968 | .read = brcmf_sdio_forensic_read | |
2969 | }; | |
2970 | ||
80969836 AS |
2971 | static void brcmf_sdio_debugfs_create(struct brcmf_sdio *bus) |
2972 | { | |
2973 | struct brcmf_pub *drvr = bus->sdiodev->bus_if->drvr; | |
4fc0d016 | 2974 | struct dentry *dentry = brcmf_debugfs_get_devdir(drvr); |
80969836 | 2975 | |
4fc0d016 AS |
2976 | if (IS_ERR_OR_NULL(dentry)) |
2977 | return; | |
2978 | ||
2979 | debugfs_create_file("forensics", S_IRUGO, dentry, bus, | |
2980 | &brcmf_sdio_forensic_ops); | |
80969836 AS |
2981 | brcmf_debugfs_create_sdio_count(drvr, &bus->sdcnt); |
2982 | } | |
2983 | #else | |
4fc0d016 AS |
2984 | static int brcmf_sdbrcm_checkdied(struct brcmf_sdio *bus) |
2985 | { | |
2986 | return 0; | |
2987 | } | |
2988 | ||
80969836 AS |
2989 | static void brcmf_sdio_debugfs_create(struct brcmf_sdio *bus) |
2990 | { | |
2991 | } | |
2992 | #endif /* DEBUG */ | |
2993 | ||
fcf094f4 | 2994 | static int |
532cdd3b | 2995 | brcmf_sdbrcm_bus_rxctl(struct device *dev, unsigned char *msg, uint msglen) |
5b435de0 AS |
2996 | { |
2997 | int timeleft; | |
2998 | uint rxlen = 0; | |
2999 | bool pending; | |
dd43a01c | 3000 | u8 *buf; |
532cdd3b | 3001 | struct brcmf_bus *bus_if = dev_get_drvdata(dev); |
0a332e46 | 3002 | struct brcmf_sdio_dev *sdiodev = bus_if->bus_priv.sdio; |
532cdd3b | 3003 | struct brcmf_sdio *bus = sdiodev->bus; |
5b435de0 AS |
3004 | |
3005 | brcmf_dbg(TRACE, "Enter\n"); | |
3006 | ||
3007 | /* Wait until control frame is available */ | |
3008 | timeleft = brcmf_sdbrcm_dcmd_resp_wait(bus, &bus->rxlen, &pending); | |
3009 | ||
dd43a01c | 3010 | spin_lock_bh(&bus->rxctl_lock); |
5b435de0 AS |
3011 | rxlen = bus->rxlen; |
3012 | memcpy(msg, bus->rxctl, min(msglen, rxlen)); | |
dd43a01c FL |
3013 | bus->rxctl = NULL; |
3014 | buf = bus->rxctl_orig; | |
3015 | bus->rxctl_orig = NULL; | |
5b435de0 | 3016 | bus->rxlen = 0; |
dd43a01c FL |
3017 | spin_unlock_bh(&bus->rxctl_lock); |
3018 | vfree(buf); | |
5b435de0 AS |
3019 | |
3020 | if (rxlen) { | |
3021 | brcmf_dbg(CTL, "resumed on rxctl frame, got %d expected %d\n", | |
3022 | rxlen, msglen); | |
3023 | } else if (timeleft == 0) { | |
5e8149f5 | 3024 | brcmf_err("resumed on timeout\n"); |
4fc0d016 | 3025 | brcmf_sdbrcm_checkdied(bus); |
23677ce3 | 3026 | } else if (pending) { |
5b435de0 AS |
3027 | brcmf_dbg(CTL, "cancelled\n"); |
3028 | return -ERESTARTSYS; | |
3029 | } else { | |
3030 | brcmf_dbg(CTL, "resumed for unknown reason?\n"); | |
4fc0d016 | 3031 | brcmf_sdbrcm_checkdied(bus); |
5b435de0 AS |
3032 | } |
3033 | ||
3034 | if (rxlen) | |
80969836 | 3035 | bus->sdcnt.rx_ctlpkts++; |
5b435de0 | 3036 | else |
80969836 | 3037 | bus->sdcnt.rx_ctlerrs++; |
5b435de0 AS |
3038 | |
3039 | return rxlen ? (int)rxlen : -ETIMEDOUT; | |
3040 | } | |
3041 | ||
e92eedf4 | 3042 | static int brcmf_sdbrcm_write_vars(struct brcmf_sdio *bus) |
5b435de0 AS |
3043 | { |
3044 | int bcmerror = 0; | |
5b435de0 | 3045 | u32 varaddr; |
5b435de0 AS |
3046 | u32 varsizew; |
3047 | __le32 varsizew_le; | |
8ae74654 | 3048 | #ifdef DEBUG |
5b435de0 | 3049 | char *nvram_ularray; |
8ae74654 | 3050 | #endif /* DEBUG */ |
5b435de0 AS |
3051 | |
3052 | /* Even if there are no vars are to be written, we still | |
3053 | need to set the ramsize. */ | |
6d4ef680 | 3054 | varaddr = (bus->ramsize - 4) - bus->varsz; |
5b435de0 AS |
3055 | |
3056 | if (bus->vars) { | |
5b435de0 | 3057 | /* Write the vars list */ |
6d4ef680 AS |
3058 | bcmerror = brcmf_sdbrcm_membytes(bus, true, varaddr, |
3059 | bus->vars, bus->varsz); | |
8ae74654 | 3060 | #ifdef DEBUG |
5b435de0 | 3061 | /* Verify NVRAM bytes */ |
6d4ef680 AS |
3062 | brcmf_dbg(INFO, "Compare NVRAM dl & ul; varsize=%d\n", |
3063 | bus->varsz); | |
3064 | nvram_ularray = kmalloc(bus->varsz, GFP_ATOMIC); | |
3065 | if (!nvram_ularray) | |
5b435de0 AS |
3066 | return -ENOMEM; |
3067 | ||
3068 | /* Upload image to verify downloaded contents. */ | |
6d4ef680 | 3069 | memset(nvram_ularray, 0xaa, bus->varsz); |
5b435de0 AS |
3070 | |
3071 | /* Read the vars list to temp buffer for comparison */ | |
6d4ef680 AS |
3072 | bcmerror = brcmf_sdbrcm_membytes(bus, false, varaddr, |
3073 | nvram_ularray, bus->varsz); | |
5b435de0 | 3074 | if (bcmerror) { |
5e8149f5 | 3075 | brcmf_err("error %d on reading %d nvram bytes at 0x%08x\n", |
6d4ef680 | 3076 | bcmerror, bus->varsz, varaddr); |
5b435de0 AS |
3077 | } |
3078 | /* Compare the org NVRAM with the one read from RAM */ | |
6d4ef680 | 3079 | if (memcmp(bus->vars, nvram_ularray, bus->varsz)) |
5e8149f5 | 3080 | brcmf_err("Downloaded NVRAM image is corrupted\n"); |
5b435de0 | 3081 | else |
5e8149f5 | 3082 | brcmf_err("Download/Upload/Compare of NVRAM ok\n"); |
5b435de0 AS |
3083 | |
3084 | kfree(nvram_ularray); | |
8ae74654 | 3085 | #endif /* DEBUG */ |
5b435de0 AS |
3086 | } |
3087 | ||
3088 | /* adjust to the user specified RAM */ | |
3089 | brcmf_dbg(INFO, "Physical memory size: %d\n", bus->ramsize); | |
3090 | brcmf_dbg(INFO, "Vars are at %d, orig varsize is %d\n", | |
6d4ef680 | 3091 | varaddr, bus->varsz); |
5b435de0 AS |
3092 | |
3093 | /* | |
3094 | * Determine the length token: | |
3095 | * Varsize, converted to words, in lower 16-bits, checksum | |
3096 | * in upper 16-bits. | |
3097 | */ | |
3098 | if (bcmerror) { | |
3099 | varsizew = 0; | |
3100 | varsizew_le = cpu_to_le32(0); | |
3101 | } else { | |
6d4ef680 | 3102 | varsizew = bus->varsz / 4; |
5b435de0 AS |
3103 | varsizew = (~varsizew << 16) | (varsizew & 0x0000FFFF); |
3104 | varsizew_le = cpu_to_le32(varsizew); | |
3105 | } | |
3106 | ||
3107 | brcmf_dbg(INFO, "New varsize is %d, length token=0x%08x\n", | |
6d4ef680 | 3108 | bus->varsz, varsizew); |
5b435de0 AS |
3109 | |
3110 | /* Write the length token to the last word */ | |
3111 | bcmerror = brcmf_sdbrcm_membytes(bus, true, (bus->ramsize - 4), | |
3112 | (u8 *)&varsizew_le, 4); | |
3113 | ||
3114 | return bcmerror; | |
3115 | } | |
3116 | ||
e92eedf4 | 3117 | static int brcmf_sdbrcm_download_state(struct brcmf_sdio *bus, bool enter) |
5b435de0 | 3118 | { |
5b435de0 | 3119 | int bcmerror = 0; |
99ba15cd | 3120 | struct chip_info *ci = bus->ci; |
5b435de0 AS |
3121 | |
3122 | /* To enter download state, disable ARM and reset SOCRAM. | |
3123 | * To exit download state, simply reset ARM (default is RAM boot). | |
3124 | */ | |
3125 | if (enter) { | |
3126 | bus->alp_only = true; | |
3127 | ||
086a2e0a | 3128 | ci->coredisable(bus->sdiodev, ci, BCMA_CORE_ARM_CM3); |
5b435de0 | 3129 | |
d77e70ff | 3130 | ci->resetcore(bus->sdiodev, ci, BCMA_CORE_INTERNAL_MEM); |
5b435de0 AS |
3131 | |
3132 | /* Clear the top bit of memory */ | |
3133 | if (bus->ramsize) { | |
3134 | u32 zeros = 0; | |
3135 | brcmf_sdbrcm_membytes(bus, true, bus->ramsize - 4, | |
3136 | (u8 *)&zeros, 4); | |
3137 | } | |
3138 | } else { | |
6ca687d9 | 3139 | if (!ci->iscoreup(bus->sdiodev, ci, BCMA_CORE_INTERNAL_MEM)) { |
5e8149f5 | 3140 | brcmf_err("SOCRAM core is down after reset?\n"); |
5b435de0 AS |
3141 | bcmerror = -EBADE; |
3142 | goto fail; | |
3143 | } | |
3144 | ||
3145 | bcmerror = brcmf_sdbrcm_write_vars(bus); | |
3146 | if (bcmerror) { | |
5e8149f5 | 3147 | brcmf_err("no vars written to RAM\n"); |
5b435de0 AS |
3148 | bcmerror = 0; |
3149 | } | |
3150 | ||
3151 | w_sdreg32(bus, 0xFFFFFFFF, | |
58692750 | 3152 | offsetof(struct sdpcmd_regs, intstatus)); |
5b435de0 | 3153 | |
d77e70ff | 3154 | ci->resetcore(bus->sdiodev, ci, BCMA_CORE_ARM_CM3); |
5b435de0 AS |
3155 | |
3156 | /* Allow HT Clock now that the ARM is running. */ | |
3157 | bus->alp_only = false; | |
3158 | ||
712ac5b3 | 3159 | bus->sdiodev->bus_if->state = BRCMF_BUS_LOAD; |
5b435de0 AS |
3160 | } |
3161 | fail: | |
3162 | return bcmerror; | |
3163 | } | |
3164 | ||
e92eedf4 | 3165 | static int brcmf_sdbrcm_get_image(char *buf, int len, struct brcmf_sdio *bus) |
5b435de0 AS |
3166 | { |
3167 | if (bus->firmware->size < bus->fw_ptr + len) | |
3168 | len = bus->firmware->size - bus->fw_ptr; | |
3169 | ||
3170 | memcpy(buf, &bus->firmware->data[bus->fw_ptr], len); | |
3171 | bus->fw_ptr += len; | |
3172 | return len; | |
3173 | } | |
3174 | ||
e92eedf4 | 3175 | static int brcmf_sdbrcm_download_code_file(struct brcmf_sdio *bus) |
5b435de0 AS |
3176 | { |
3177 | int offset = 0; | |
3178 | uint len; | |
3179 | u8 *memblock = NULL, *memptr; | |
3180 | int ret; | |
3181 | ||
3182 | brcmf_dbg(INFO, "Enter\n"); | |
3183 | ||
52e1409f | 3184 | ret = request_firmware(&bus->firmware, BRCMF_SDIO_FW_NAME, |
5b435de0 AS |
3185 | &bus->sdiodev->func[2]->dev); |
3186 | if (ret) { | |
5e8149f5 | 3187 | brcmf_err("Fail to request firmware %d\n", ret); |
5b435de0 AS |
3188 | return ret; |
3189 | } | |
3190 | bus->fw_ptr = 0; | |
3191 | ||
3192 | memptr = memblock = kmalloc(MEMBLOCK + BRCMF_SDALIGN, GFP_ATOMIC); | |
3193 | if (memblock == NULL) { | |
3194 | ret = -ENOMEM; | |
3195 | goto err; | |
3196 | } | |
3197 | if ((u32)(unsigned long)memblock % BRCMF_SDALIGN) | |
3198 | memptr += (BRCMF_SDALIGN - | |
3199 | ((u32)(unsigned long)memblock % BRCMF_SDALIGN)); | |
3200 | ||
3201 | /* Download image */ | |
3202 | while ((len = | |
3203 | brcmf_sdbrcm_get_image((char *)memptr, MEMBLOCK, bus))) { | |
3204 | ret = brcmf_sdbrcm_membytes(bus, true, offset, memptr, len); | |
3205 | if (ret) { | |
5e8149f5 | 3206 | brcmf_err("error %d on writing %d membytes at 0x%08x\n", |
5b435de0 AS |
3207 | ret, MEMBLOCK, offset); |
3208 | goto err; | |
3209 | } | |
3210 | ||
3211 | offset += MEMBLOCK; | |
3212 | } | |
3213 | ||
3214 | err: | |
3215 | kfree(memblock); | |
3216 | ||
3217 | release_firmware(bus->firmware); | |
3218 | bus->fw_ptr = 0; | |
3219 | ||
3220 | return ret; | |
3221 | } | |
3222 | ||
3223 | /* | |
3224 | * ProcessVars:Takes a buffer of "<var>=<value>\n" lines read from a file | |
3225 | * and ending in a NUL. | |
3226 | * Removes carriage returns, empty lines, comment lines, and converts | |
3227 | * newlines to NULs. | |
3228 | * Shortens buffer as needed and pads with NULs. End of buffer is marked | |
3229 | * by two NULs. | |
3230 | */ | |
3231 | ||
d610cde3 | 3232 | static int brcmf_process_nvram_vars(struct brcmf_sdio *bus) |
5b435de0 | 3233 | { |
d610cde3 | 3234 | char *varbuf; |
5b435de0 AS |
3235 | char *dp; |
3236 | bool findNewline; | |
3237 | int column; | |
d610cde3 FL |
3238 | int ret = 0; |
3239 | uint buf_len, n, len; | |
3240 | ||
3241 | len = bus->firmware->size; | |
3242 | varbuf = vmalloc(len); | |
3243 | if (!varbuf) | |
3244 | return -ENOMEM; | |
5b435de0 | 3245 | |
d610cde3 | 3246 | memcpy(varbuf, bus->firmware->data, len); |
5b435de0 AS |
3247 | dp = varbuf; |
3248 | ||
3249 | findNewline = false; | |
3250 | column = 0; | |
3251 | ||
3252 | for (n = 0; n < len; n++) { | |
3253 | if (varbuf[n] == 0) | |
3254 | break; | |
3255 | if (varbuf[n] == '\r') | |
3256 | continue; | |
3257 | if (findNewline && varbuf[n] != '\n') | |
3258 | continue; | |
3259 | findNewline = false; | |
3260 | if (varbuf[n] == '#') { | |
3261 | findNewline = true; | |
3262 | continue; | |
3263 | } | |
3264 | if (varbuf[n] == '\n') { | |
3265 | if (column == 0) | |
3266 | continue; | |
3267 | *dp++ = 0; | |
3268 | column = 0; | |
3269 | continue; | |
3270 | } | |
3271 | *dp++ = varbuf[n]; | |
3272 | column++; | |
3273 | } | |
3274 | buf_len = dp - varbuf; | |
5b435de0 AS |
3275 | while (dp < varbuf + n) |
3276 | *dp++ = 0; | |
3277 | ||
d610cde3 | 3278 | kfree(bus->vars); |
6d4ef680 AS |
3279 | /* roundup needed for download to device */ |
3280 | bus->varsz = roundup(buf_len + 1, 4); | |
d610cde3 FL |
3281 | bus->vars = kmalloc(bus->varsz, GFP_KERNEL); |
3282 | if (bus->vars == NULL) { | |
3283 | bus->varsz = 0; | |
3284 | ret = -ENOMEM; | |
3285 | goto err; | |
3286 | } | |
3287 | ||
3288 | /* copy the processed variables and add null termination */ | |
3289 | memcpy(bus->vars, varbuf, buf_len); | |
3290 | bus->vars[buf_len] = 0; | |
3291 | err: | |
3292 | vfree(varbuf); | |
3293 | return ret; | |
5b435de0 AS |
3294 | } |
3295 | ||
e92eedf4 | 3296 | static int brcmf_sdbrcm_download_nvram(struct brcmf_sdio *bus) |
5b435de0 | 3297 | { |
5b435de0 AS |
3298 | int ret; |
3299 | ||
52e1409f | 3300 | ret = request_firmware(&bus->firmware, BRCMF_SDIO_NV_NAME, |
5b435de0 AS |
3301 | &bus->sdiodev->func[2]->dev); |
3302 | if (ret) { | |
5e8149f5 | 3303 | brcmf_err("Fail to request nvram %d\n", ret); |
5b435de0 AS |
3304 | return ret; |
3305 | } | |
5b435de0 | 3306 | |
d610cde3 | 3307 | ret = brcmf_process_nvram_vars(bus); |
5b435de0 AS |
3308 | |
3309 | release_firmware(bus->firmware); | |
5b435de0 AS |
3310 | |
3311 | return ret; | |
3312 | } | |
3313 | ||
e92eedf4 | 3314 | static int _brcmf_sdbrcm_download_firmware(struct brcmf_sdio *bus) |
5b435de0 AS |
3315 | { |
3316 | int bcmerror = -1; | |
3317 | ||
3318 | /* Keep arm in reset */ | |
3319 | if (brcmf_sdbrcm_download_state(bus, true)) { | |
5e8149f5 | 3320 | brcmf_err("error placing ARM core in reset\n"); |
5b435de0 AS |
3321 | goto err; |
3322 | } | |
3323 | ||
3324 | /* External image takes precedence if specified */ | |
3325 | if (brcmf_sdbrcm_download_code_file(bus)) { | |
5e8149f5 | 3326 | brcmf_err("dongle image file download failed\n"); |
5b435de0 AS |
3327 | goto err; |
3328 | } | |
3329 | ||
3330 | /* External nvram takes precedence if specified */ | |
3331 | if (brcmf_sdbrcm_download_nvram(bus)) | |
5e8149f5 | 3332 | brcmf_err("dongle nvram file download failed\n"); |
5b435de0 AS |
3333 | |
3334 | /* Take arm out of reset */ | |
3335 | if (brcmf_sdbrcm_download_state(bus, false)) { | |
5e8149f5 | 3336 | brcmf_err("error getting out of ARM core reset\n"); |
5b435de0 AS |
3337 | goto err; |
3338 | } | |
3339 | ||
3340 | bcmerror = 0; | |
3341 | ||
3342 | err: | |
3343 | return bcmerror; | |
3344 | } | |
3345 | ||
3346 | static bool | |
e92eedf4 | 3347 | brcmf_sdbrcm_download_firmware(struct brcmf_sdio *bus) |
5b435de0 AS |
3348 | { |
3349 | bool ret; | |
3350 | ||
38b0b0dd FL |
3351 | sdio_claim_host(bus->sdiodev->func[1]); |
3352 | ||
5b435de0 AS |
3353 | brcmf_sdbrcm_clkctl(bus, CLK_AVAIL, false); |
3354 | ||
3355 | ret = _brcmf_sdbrcm_download_firmware(bus) == 0; | |
3356 | ||
3357 | brcmf_sdbrcm_clkctl(bus, CLK_SDONLY, false); | |
3358 | ||
38b0b0dd FL |
3359 | sdio_release_host(bus->sdiodev->func[1]); |
3360 | ||
5b435de0 AS |
3361 | return ret; |
3362 | } | |
3363 | ||
99a0b8ff | 3364 | static int brcmf_sdbrcm_bus_init(struct device *dev) |
5b435de0 | 3365 | { |
fa20b911 | 3366 | struct brcmf_bus *bus_if = dev_get_drvdata(dev); |
0a332e46 | 3367 | struct brcmf_sdio_dev *sdiodev = bus_if->bus_priv.sdio; |
fa20b911 | 3368 | struct brcmf_sdio *bus = sdiodev->bus; |
5b435de0 | 3369 | unsigned long timeout; |
5b435de0 AS |
3370 | u8 ready, enable; |
3371 | int err, ret = 0; | |
3372 | u8 saveclk; | |
3373 | ||
3374 | brcmf_dbg(TRACE, "Enter\n"); | |
3375 | ||
3376 | /* try to download image and nvram to the dongle */ | |
fa20b911 | 3377 | if (bus_if->state == BRCMF_BUS_DOWN) { |
5b435de0 AS |
3378 | if (!(brcmf_sdbrcm_download_firmware(bus))) |
3379 | return -1; | |
3380 | } | |
3381 | ||
712ac5b3 | 3382 | if (!bus->sdiodev->bus_if->drvr) |
5b435de0 AS |
3383 | return 0; |
3384 | ||
3385 | /* Start the watchdog timer */ | |
80969836 | 3386 | bus->sdcnt.tickcnt = 0; |
5b435de0 AS |
3387 | brcmf_sdbrcm_wd_timer(bus, BRCMF_WD_POLL_MS); |
3388 | ||
38b0b0dd | 3389 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 AS |
3390 | |
3391 | /* Make sure backplane clock is on, needed to generate F2 interrupt */ | |
3392 | brcmf_sdbrcm_clkctl(bus, CLK_AVAIL, false); | |
3393 | if (bus->clkstate != CLK_AVAIL) | |
3394 | goto exit; | |
3395 | ||
3396 | /* Force clocks on backplane to be sure F2 interrupt propagates */ | |
45db339c FL |
3397 | saveclk = brcmf_sdio_regrb(bus->sdiodev, |
3398 | SBSDIO_FUNC1_CHIPCLKCSR, &err); | |
5b435de0 | 3399 | if (!err) { |
3bba829f FL |
3400 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_CHIPCLKCSR, |
3401 | (saveclk | SBSDIO_FORCE_HT), &err); | |
5b435de0 AS |
3402 | } |
3403 | if (err) { | |
5e8149f5 | 3404 | brcmf_err("Failed to force clock for F2: err %d\n", err); |
5b435de0 AS |
3405 | goto exit; |
3406 | } | |
3407 | ||
3408 | /* Enable function 2 (frame transfers) */ | |
3409 | w_sdreg32(bus, SDPCM_PROT_VERSION << SMB_DATA_VERSION_SHIFT, | |
58692750 | 3410 | offsetof(struct sdpcmd_regs, tosbmailboxdata)); |
5b435de0 AS |
3411 | enable = (SDIO_FUNC_ENABLE_1 | SDIO_FUNC_ENABLE_2); |
3412 | ||
3bba829f | 3413 | brcmf_sdio_regwb(bus->sdiodev, SDIO_CCCR_IOEx, enable, NULL); |
5b435de0 AS |
3414 | |
3415 | timeout = jiffies + msecs_to_jiffies(BRCMF_WAIT_F2RDY); | |
3416 | ready = 0; | |
3417 | while (enable != ready) { | |
45db339c FL |
3418 | ready = brcmf_sdio_regrb(bus->sdiodev, |
3419 | SDIO_CCCR_IORx, NULL); | |
5b435de0 AS |
3420 | if (time_after(jiffies, timeout)) |
3421 | break; | |
3422 | else if (time_after(jiffies, timeout - BRCMF_WAIT_F2RDY + 50)) | |
3423 | /* prevent busy waiting if it takes too long */ | |
3424 | msleep_interruptible(20); | |
3425 | } | |
3426 | ||
3427 | brcmf_dbg(INFO, "enable 0x%02x, ready 0x%02x\n", enable, ready); | |
3428 | ||
3429 | /* If F2 successfully enabled, set core and enable interrupts */ | |
3430 | if (ready == enable) { | |
3431 | /* Set up the interrupt mask and enable interrupts */ | |
3432 | bus->hostintmask = HOSTINTMASK; | |
3433 | w_sdreg32(bus, bus->hostintmask, | |
58692750 | 3434 | offsetof(struct sdpcmd_regs, hostintmask)); |
5b435de0 | 3435 | |
3bba829f | 3436 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_WATERMARK, 8, &err); |
c0e89f08 | 3437 | } else { |
5b435de0 AS |
3438 | /* Disable F2 again */ |
3439 | enable = SDIO_FUNC_ENABLE_1; | |
3bba829f | 3440 | brcmf_sdio_regwb(bus->sdiodev, SDIO_CCCR_IOEx, enable, NULL); |
c0e89f08 | 3441 | ret = -ENODEV; |
5b435de0 AS |
3442 | } |
3443 | ||
3444 | /* Restore previous clock setting */ | |
3bba829f | 3445 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_CHIPCLKCSR, saveclk, &err); |
5b435de0 | 3446 | |
e2f93cc3 | 3447 | if (ret == 0) { |
ba89bf19 | 3448 | ret = brcmf_sdio_intr_register(bus->sdiodev); |
e2f93cc3 | 3449 | if (ret != 0) |
5e8149f5 | 3450 | brcmf_err("intr register failed:%d\n", ret); |
e2f93cc3 FL |
3451 | } |
3452 | ||
5b435de0 | 3453 | /* If we didn't come up, turn off backplane clock */ |
d9126e0c | 3454 | if (bus_if->state != BRCMF_BUS_DATA) |
5b435de0 AS |
3455 | brcmf_sdbrcm_clkctl(bus, CLK_NONE, false); |
3456 | ||
3457 | exit: | |
38b0b0dd | 3458 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
3459 | |
3460 | return ret; | |
3461 | } | |
3462 | ||
3463 | void brcmf_sdbrcm_isr(void *arg) | |
3464 | { | |
e92eedf4 | 3465 | struct brcmf_sdio *bus = (struct brcmf_sdio *) arg; |
5b435de0 AS |
3466 | |
3467 | brcmf_dbg(TRACE, "Enter\n"); | |
3468 | ||
3469 | if (!bus) { | |
5e8149f5 | 3470 | brcmf_err("bus is null pointer, exiting\n"); |
5b435de0 AS |
3471 | return; |
3472 | } | |
3473 | ||
712ac5b3 | 3474 | if (bus->sdiodev->bus_if->state == BRCMF_BUS_DOWN) { |
5e8149f5 | 3475 | brcmf_err("bus is down. we have nothing to do\n"); |
5b435de0 AS |
3476 | return; |
3477 | } | |
3478 | /* Count the interrupt call */ | |
80969836 | 3479 | bus->sdcnt.intrcount++; |
4531603a FL |
3480 | if (in_interrupt()) |
3481 | atomic_set(&bus->ipend, 1); | |
3482 | else | |
3483 | if (brcmf_sdio_intr_rstatus(bus)) { | |
5e8149f5 | 3484 | brcmf_err("failed backplane access\n"); |
4531603a FL |
3485 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; |
3486 | } | |
5b435de0 | 3487 | |
5b435de0 AS |
3488 | /* Disable additional interrupts (is this needed now)? */ |
3489 | if (!bus->intr) | |
5e8149f5 | 3490 | brcmf_err("isr w/o interrupt configured!\n"); |
5b435de0 | 3491 | |
f1e68c2e FL |
3492 | brcmf_sdbrcm_adddpctsk(bus); |
3493 | queue_work(bus->brcmf_wq, &bus->datawork); | |
5b435de0 AS |
3494 | } |
3495 | ||
cad2b26b | 3496 | static bool brcmf_sdbrcm_bus_watchdog(struct brcmf_sdio *bus) |
5b435de0 | 3497 | { |
8ae74654 | 3498 | #ifdef DEBUG |
cad2b26b | 3499 | struct brcmf_bus *bus_if = dev_get_drvdata(bus->sdiodev->dev); |
8ae74654 | 3500 | #endif /* DEBUG */ |
f1e68c2e | 3501 | unsigned long flags; |
5b435de0 AS |
3502 | |
3503 | brcmf_dbg(TIMER, "Enter\n"); | |
3504 | ||
5b435de0 AS |
3505 | /* Poll period: check device if appropriate. */ |
3506 | if (bus->poll && (++bus->polltick >= bus->pollrate)) { | |
3507 | u32 intstatus = 0; | |
3508 | ||
3509 | /* Reset poll tick */ | |
3510 | bus->polltick = 0; | |
3511 | ||
3512 | /* Check device if no interrupts */ | |
80969836 AS |
3513 | if (!bus->intr || |
3514 | (bus->sdcnt.intrcount == bus->sdcnt.lastintrs)) { | |
5b435de0 | 3515 | |
f1e68c2e FL |
3516 | spin_lock_irqsave(&bus->dpc_tl_lock, flags); |
3517 | if (list_empty(&bus->dpc_tsklst)) { | |
5b435de0 | 3518 | u8 devpend; |
f1e68c2e FL |
3519 | spin_unlock_irqrestore(&bus->dpc_tl_lock, |
3520 | flags); | |
38b0b0dd | 3521 | sdio_claim_host(bus->sdiodev->func[1]); |
45db339c FL |
3522 | devpend = brcmf_sdio_regrb(bus->sdiodev, |
3523 | SDIO_CCCR_INTx, | |
3524 | NULL); | |
38b0b0dd | 3525 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
3526 | intstatus = |
3527 | devpend & (INTR_STATUS_FUNC1 | | |
3528 | INTR_STATUS_FUNC2); | |
f1e68c2e FL |
3529 | } else { |
3530 | spin_unlock_irqrestore(&bus->dpc_tl_lock, | |
3531 | flags); | |
5b435de0 AS |
3532 | } |
3533 | ||
3534 | /* If there is something, make like the ISR and | |
3535 | schedule the DPC */ | |
3536 | if (intstatus) { | |
80969836 | 3537 | bus->sdcnt.pollcnt++; |
1d382273 | 3538 | atomic_set(&bus->ipend, 1); |
5b435de0 | 3539 | |
f1e68c2e FL |
3540 | brcmf_sdbrcm_adddpctsk(bus); |
3541 | queue_work(bus->brcmf_wq, &bus->datawork); | |
5b435de0 AS |
3542 | } |
3543 | } | |
3544 | ||
3545 | /* Update interrupt tracking */ | |
80969836 | 3546 | bus->sdcnt.lastintrs = bus->sdcnt.intrcount; |
5b435de0 | 3547 | } |
8ae74654 | 3548 | #ifdef DEBUG |
5b435de0 | 3549 | /* Poll for console output periodically */ |
2def5c10 | 3550 | if (bus_if && bus_if->state == BRCMF_BUS_DATA && |
8d169aa0 | 3551 | bus->console_interval != 0) { |
5b435de0 AS |
3552 | bus->console.count += BRCMF_WD_POLL_MS; |
3553 | if (bus->console.count >= bus->console_interval) { | |
3554 | bus->console.count -= bus->console_interval; | |
38b0b0dd | 3555 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 AS |
3556 | /* Make sure backplane clock is on */ |
3557 | brcmf_sdbrcm_clkctl(bus, CLK_AVAIL, false); | |
3558 | if (brcmf_sdbrcm_readconsole(bus) < 0) | |
3559 | /* stop on error */ | |
3560 | bus->console_interval = 0; | |
38b0b0dd | 3561 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
3562 | } |
3563 | } | |
8ae74654 | 3564 | #endif /* DEBUG */ |
5b435de0 AS |
3565 | |
3566 | /* On idle timeout clear activity flag and/or turn off clock */ | |
3567 | if ((bus->idletime > 0) && (bus->clkstate == CLK_AVAIL)) { | |
3568 | if (++bus->idlecount >= bus->idletime) { | |
3569 | bus->idlecount = 0; | |
3570 | if (bus->activity) { | |
3571 | bus->activity = false; | |
3572 | brcmf_sdbrcm_wd_timer(bus, BRCMF_WD_POLL_MS); | |
3573 | } else { | |
38b0b0dd | 3574 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 | 3575 | brcmf_sdbrcm_clkctl(bus, CLK_NONE, false); |
38b0b0dd | 3576 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
3577 | } |
3578 | } | |
3579 | } | |
3580 | ||
1d382273 | 3581 | return (atomic_read(&bus->ipend) > 0); |
5b435de0 AS |
3582 | } |
3583 | ||
3584 | static bool brcmf_sdbrcm_chipmatch(u16 chipid) | |
3585 | { | |
4a1c02ce FL |
3586 | if (chipid == BCM43241_CHIP_ID) |
3587 | return true; | |
5b435de0 AS |
3588 | if (chipid == BCM4329_CHIP_ID) |
3589 | return true; | |
ce2d7d7e FL |
3590 | if (chipid == BCM4330_CHIP_ID) |
3591 | return true; | |
85a4a1c3 | 3592 | if (chipid == BCM4334_CHIP_ID) |
ce2d7d7e | 3593 | return true; |
5b435de0 AS |
3594 | return false; |
3595 | } | |
3596 | ||
f1e68c2e FL |
3597 | static void brcmf_sdio_dataworker(struct work_struct *work) |
3598 | { | |
3599 | struct brcmf_sdio *bus = container_of(work, struct brcmf_sdio, | |
3600 | datawork); | |
3601 | struct list_head *cur_hd, *tmp_hd; | |
3602 | unsigned long flags; | |
3603 | ||
3604 | spin_lock_irqsave(&bus->dpc_tl_lock, flags); | |
3605 | list_for_each_safe(cur_hd, tmp_hd, &bus->dpc_tsklst) { | |
3606 | spin_unlock_irqrestore(&bus->dpc_tl_lock, flags); | |
3607 | ||
3608 | brcmf_sdbrcm_dpc(bus); | |
3609 | ||
3610 | spin_lock_irqsave(&bus->dpc_tl_lock, flags); | |
3611 | list_del(cur_hd); | |
3612 | kfree(cur_hd); | |
3613 | } | |
3614 | spin_unlock_irqrestore(&bus->dpc_tl_lock, flags); | |
3615 | } | |
3616 | ||
e92eedf4 | 3617 | static void brcmf_sdbrcm_release_malloc(struct brcmf_sdio *bus) |
5b435de0 AS |
3618 | { |
3619 | brcmf_dbg(TRACE, "Enter\n"); | |
3620 | ||
3621 | kfree(bus->rxbuf); | |
3622 | bus->rxctl = bus->rxbuf = NULL; | |
3623 | bus->rxlen = 0; | |
3624 | ||
3625 | kfree(bus->databuf); | |
3626 | bus->databuf = NULL; | |
3627 | } | |
3628 | ||
e92eedf4 | 3629 | static bool brcmf_sdbrcm_probe_malloc(struct brcmf_sdio *bus) |
5b435de0 AS |
3630 | { |
3631 | brcmf_dbg(TRACE, "Enter\n"); | |
3632 | ||
b01a6b3c | 3633 | if (bus->sdiodev->bus_if->maxctl) { |
5b435de0 | 3634 | bus->rxblen = |
b01a6b3c | 3635 | roundup((bus->sdiodev->bus_if->maxctl + SDPCM_HDRLEN), |
5b435de0 AS |
3636 | ALIGNMENT) + BRCMF_SDALIGN; |
3637 | bus->rxbuf = kmalloc(bus->rxblen, GFP_ATOMIC); | |
3638 | if (!(bus->rxbuf)) | |
3639 | goto fail; | |
3640 | } | |
3641 | ||
3642 | /* Allocate buffer to receive glomed packet */ | |
3643 | bus->databuf = kmalloc(MAX_DATA_BUF, GFP_ATOMIC); | |
3644 | if (!(bus->databuf)) { | |
3645 | /* release rxbuf which was already located as above */ | |
3646 | if (!bus->rxblen) | |
3647 | kfree(bus->rxbuf); | |
3648 | goto fail; | |
3649 | } | |
3650 | ||
3651 | /* Align the buffer */ | |
3652 | if ((unsigned long)bus->databuf % BRCMF_SDALIGN) | |
3653 | bus->dataptr = bus->databuf + (BRCMF_SDALIGN - | |
3654 | ((unsigned long)bus->databuf % BRCMF_SDALIGN)); | |
3655 | else | |
3656 | bus->dataptr = bus->databuf; | |
3657 | ||
3658 | return true; | |
3659 | ||
3660 | fail: | |
3661 | return false; | |
3662 | } | |
3663 | ||
5b435de0 | 3664 | static bool |
e92eedf4 | 3665 | brcmf_sdbrcm_probe_attach(struct brcmf_sdio *bus, u32 regsva) |
5b435de0 AS |
3666 | { |
3667 | u8 clkctl = 0; | |
3668 | int err = 0; | |
3669 | int reg_addr; | |
3670 | u32 reg_val; | |
99ba15cd | 3671 | u8 idx; |
5b435de0 AS |
3672 | |
3673 | bus->alp_only = true; | |
3674 | ||
38b0b0dd FL |
3675 | sdio_claim_host(bus->sdiodev->func[1]); |
3676 | ||
18aad4f8 | 3677 | pr_debug("F1 signature read @0x18000000=0x%4x\n", |
79ae3957 | 3678 | brcmf_sdio_regrl(bus->sdiodev, SI_ENUM_BASE, NULL)); |
5b435de0 AS |
3679 | |
3680 | /* | |
a97e4fc5 | 3681 | * Force PLL off until brcmf_sdio_chip_attach() |
5b435de0 AS |
3682 | * programs PLL control regs |
3683 | */ | |
3684 | ||
3bba829f FL |
3685 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_CHIPCLKCSR, |
3686 | BRCMF_INIT_CLKCTL1, &err); | |
5b435de0 | 3687 | if (!err) |
45db339c | 3688 | clkctl = brcmf_sdio_regrb(bus->sdiodev, |
5b435de0 AS |
3689 | SBSDIO_FUNC1_CHIPCLKCSR, &err); |
3690 | ||
3691 | if (err || ((clkctl & ~SBSDIO_AVBITS) != BRCMF_INIT_CLKCTL1)) { | |
5e8149f5 | 3692 | brcmf_err("ChipClkCSR access: err %d wrote 0x%02x read 0x%02x\n", |
5b435de0 AS |
3693 | err, BRCMF_INIT_CLKCTL1, clkctl); |
3694 | goto fail; | |
3695 | } | |
3696 | ||
a97e4fc5 | 3697 | if (brcmf_sdio_chip_attach(bus->sdiodev, &bus->ci, regsva)) { |
5e8149f5 | 3698 | brcmf_err("brcmf_sdio_chip_attach failed!\n"); |
5b435de0 AS |
3699 | goto fail; |
3700 | } | |
3701 | ||
3702 | if (!brcmf_sdbrcm_chipmatch((u16) bus->ci->chip)) { | |
5e8149f5 | 3703 | brcmf_err("unsupported chip: 0x%04x\n", bus->ci->chip); |
5b435de0 AS |
3704 | goto fail; |
3705 | } | |
3706 | ||
e12afb6c FL |
3707 | brcmf_sdio_chip_drivestrengthinit(bus->sdiodev, bus->ci, |
3708 | SDIO_DRIVE_STRENGTH); | |
5b435de0 | 3709 | |
454d2a88 | 3710 | /* Get info on the SOCRAM cores... */ |
5b435de0 AS |
3711 | bus->ramsize = bus->ci->ramsize; |
3712 | if (!(bus->ramsize)) { | |
5e8149f5 | 3713 | brcmf_err("failed to find SOCRAM memory!\n"); |
5b435de0 AS |
3714 | goto fail; |
3715 | } | |
3716 | ||
3717 | /* Set core control so an SDIO reset does a backplane reset */ | |
99ba15cd FL |
3718 | idx = brcmf_sdio_chip_getinfidx(bus->ci, BCMA_CORE_SDIO_DEV); |
3719 | reg_addr = bus->ci->c_inf[idx].base + | |
5b435de0 | 3720 | offsetof(struct sdpcmd_regs, corecontrol); |
79ae3957 | 3721 | reg_val = brcmf_sdio_regrl(bus->sdiodev, reg_addr, NULL); |
e13ce26b | 3722 | brcmf_sdio_regwl(bus->sdiodev, reg_addr, reg_val | CC_BPRESEN, NULL); |
5b435de0 | 3723 | |
38b0b0dd FL |
3724 | sdio_release_host(bus->sdiodev->func[1]); |
3725 | ||
5b435de0 AS |
3726 | brcmu_pktq_init(&bus->txq, (PRIOMASK + 1), TXQLEN); |
3727 | ||
3728 | /* Locate an appropriately-aligned portion of hdrbuf */ | |
3729 | bus->rxhdr = (u8 *) roundup((unsigned long)&bus->hdrbuf[0], | |
3730 | BRCMF_SDALIGN); | |
3731 | ||
3732 | /* Set the poll and/or interrupt flags */ | |
3733 | bus->intr = true; | |
3734 | bus->poll = false; | |
3735 | if (bus->poll) | |
3736 | bus->pollrate = 1; | |
3737 | ||
3738 | return true; | |
3739 | ||
3740 | fail: | |
38b0b0dd | 3741 | sdio_release_host(bus->sdiodev->func[1]); |
5b435de0 AS |
3742 | return false; |
3743 | } | |
3744 | ||
e92eedf4 | 3745 | static bool brcmf_sdbrcm_probe_init(struct brcmf_sdio *bus) |
5b435de0 AS |
3746 | { |
3747 | brcmf_dbg(TRACE, "Enter\n"); | |
3748 | ||
38b0b0dd FL |
3749 | sdio_claim_host(bus->sdiodev->func[1]); |
3750 | ||
5b435de0 | 3751 | /* Disable F2 to clear any intermediate frame state on the dongle */ |
3bba829f FL |
3752 | brcmf_sdio_regwb(bus->sdiodev, SDIO_CCCR_IOEx, |
3753 | SDIO_FUNC_ENABLE_1, NULL); | |
5b435de0 | 3754 | |
712ac5b3 | 3755 | bus->sdiodev->bus_if->state = BRCMF_BUS_DOWN; |
5b435de0 AS |
3756 | bus->rxflow = false; |
3757 | ||
3758 | /* Done with backplane-dependent accesses, can drop clock... */ | |
3bba829f | 3759 | brcmf_sdio_regwb(bus->sdiodev, SBSDIO_FUNC1_CHIPCLKCSR, 0, NULL); |
5b435de0 | 3760 | |
38b0b0dd FL |
3761 | sdio_release_host(bus->sdiodev->func[1]); |
3762 | ||
5b435de0 AS |
3763 | /* ...and initialize clock/power states */ |
3764 | bus->clkstate = CLK_SDONLY; | |
3765 | bus->idletime = BRCMF_IDLE_INTERVAL; | |
3766 | bus->idleclock = BRCMF_IDLE_ACTIVE; | |
3767 | ||
3768 | /* Query the F2 block size, set roundup accordingly */ | |
3769 | bus->blocksize = bus->sdiodev->func[2]->cur_blksize; | |
3770 | bus->roundup = min(max_roundup, bus->blocksize); | |
3771 | ||
3772 | /* bus module does not support packet chaining */ | |
3773 | bus->use_rxchain = false; | |
3774 | bus->sd_rxchain = false; | |
3775 | ||
3776 | return true; | |
3777 | } | |
3778 | ||
3779 | static int | |
3780 | brcmf_sdbrcm_watchdog_thread(void *data) | |
3781 | { | |
e92eedf4 | 3782 | struct brcmf_sdio *bus = (struct brcmf_sdio *)data; |
5b435de0 AS |
3783 | |
3784 | allow_signal(SIGTERM); | |
3785 | /* Run until signal received */ | |
3786 | while (1) { | |
3787 | if (kthread_should_stop()) | |
3788 | break; | |
3789 | if (!wait_for_completion_interruptible(&bus->watchdog_wait)) { | |
cad2b26b | 3790 | brcmf_sdbrcm_bus_watchdog(bus); |
5b435de0 | 3791 | /* Count the tick for reference */ |
80969836 | 3792 | bus->sdcnt.tickcnt++; |
5b435de0 AS |
3793 | } else |
3794 | break; | |
3795 | } | |
3796 | return 0; | |
3797 | } | |
3798 | ||
3799 | static void | |
3800 | brcmf_sdbrcm_watchdog(unsigned long data) | |
3801 | { | |
e92eedf4 | 3802 | struct brcmf_sdio *bus = (struct brcmf_sdio *)data; |
5b435de0 AS |
3803 | |
3804 | if (bus->watchdog_tsk) { | |
3805 | complete(&bus->watchdog_wait); | |
3806 | /* Reschedule the watchdog */ | |
3807 | if (bus->wd_timer_valid) | |
3808 | mod_timer(&bus->timer, | |
3809 | jiffies + BRCMF_WD_POLL_MS * HZ / 1000); | |
3810 | } | |
3811 | } | |
3812 | ||
e92eedf4 | 3813 | static void brcmf_sdbrcm_release_dongle(struct brcmf_sdio *bus) |
5b435de0 AS |
3814 | { |
3815 | brcmf_dbg(TRACE, "Enter\n"); | |
3816 | ||
3817 | if (bus->ci) { | |
38b0b0dd | 3818 | sdio_claim_host(bus->sdiodev->func[1]); |
5b435de0 AS |
3819 | brcmf_sdbrcm_clkctl(bus, CLK_AVAIL, false); |
3820 | brcmf_sdbrcm_clkctl(bus, CLK_NONE, false); | |
38b0b0dd | 3821 | sdio_release_host(bus->sdiodev->func[1]); |
a8a6c045 | 3822 | brcmf_sdio_chip_detach(&bus->ci); |
5b435de0 AS |
3823 | if (bus->vars && bus->varsz) |
3824 | kfree(bus->vars); | |
3825 | bus->vars = NULL; | |
3826 | } | |
3827 | ||
3828 | brcmf_dbg(TRACE, "Disconnected\n"); | |
3829 | } | |
3830 | ||
3831 | /* Detach and free everything */ | |
e92eedf4 | 3832 | static void brcmf_sdbrcm_release(struct brcmf_sdio *bus) |
5b435de0 AS |
3833 | { |
3834 | brcmf_dbg(TRACE, "Enter\n"); | |
4fc0d016 | 3835 | |
5b435de0 AS |
3836 | if (bus) { |
3837 | /* De-register interrupt handler */ | |
ba89bf19 | 3838 | brcmf_sdio_intr_unregister(bus->sdiodev); |
5b435de0 | 3839 | |
f1e68c2e | 3840 | cancel_work_sync(&bus->datawork); |
37ac5780 HM |
3841 | if (bus->brcmf_wq) |
3842 | destroy_workqueue(bus->brcmf_wq); | |
f1e68c2e | 3843 | |
5f947ad9 FL |
3844 | if (bus->sdiodev->bus_if->drvr) { |
3845 | brcmf_detach(bus->sdiodev->dev); | |
5b435de0 | 3846 | brcmf_sdbrcm_release_dongle(bus); |
5b435de0 AS |
3847 | } |
3848 | ||
3849 | brcmf_sdbrcm_release_malloc(bus); | |
3850 | ||
3851 | kfree(bus); | |
3852 | } | |
3853 | ||
3854 | brcmf_dbg(TRACE, "Disconnected\n"); | |
3855 | } | |
3856 | ||
d9cb2596 AS |
3857 | static struct brcmf_bus_ops brcmf_sdio_bus_ops = { |
3858 | .stop = brcmf_sdbrcm_bus_stop, | |
3859 | .init = brcmf_sdbrcm_bus_init, | |
3860 | .txdata = brcmf_sdbrcm_bus_txdata, | |
3861 | .txctl = brcmf_sdbrcm_bus_txctl, | |
3862 | .rxctl = brcmf_sdbrcm_bus_rxctl, | |
3863 | }; | |
3864 | ||
4175b88b | 3865 | void *brcmf_sdbrcm_probe(u32 regsva, struct brcmf_sdio_dev *sdiodev) |
5b435de0 AS |
3866 | { |
3867 | int ret; | |
e92eedf4 | 3868 | struct brcmf_sdio *bus; |
bbfd6a66 FL |
3869 | struct brcmf_bus_dcmd *dlst; |
3870 | u32 dngl_txglom; | |
c3d2bc35 | 3871 | u32 dngl_txglomalign; |
bbfd6a66 | 3872 | u8 idx; |
5b435de0 | 3873 | |
5b435de0 AS |
3874 | brcmf_dbg(TRACE, "Enter\n"); |
3875 | ||
3876 | /* We make an assumption about address window mappings: | |
3877 | * regsva == SI_ENUM_BASE*/ | |
3878 | ||
3879 | /* Allocate private bus interface state */ | |
e92eedf4 | 3880 | bus = kzalloc(sizeof(struct brcmf_sdio), GFP_ATOMIC); |
5b435de0 AS |
3881 | if (!bus) |
3882 | goto fail; | |
3883 | ||
3884 | bus->sdiodev = sdiodev; | |
3885 | sdiodev->bus = bus; | |
b83db862 | 3886 | skb_queue_head_init(&bus->glom); |
5b435de0 AS |
3887 | bus->txbound = BRCMF_TXBOUND; |
3888 | bus->rxbound = BRCMF_RXBOUND; | |
3889 | bus->txminmax = BRCMF_TXMINMAX; | |
3890 | bus->tx_seq = SDPCM_SEQUENCE_WRAP - 1; | |
5b435de0 | 3891 | |
37ac5780 HM |
3892 | INIT_WORK(&bus->datawork, brcmf_sdio_dataworker); |
3893 | bus->brcmf_wq = create_singlethread_workqueue("brcmf_wq"); | |
3894 | if (bus->brcmf_wq == NULL) { | |
5e8149f5 | 3895 | brcmf_err("insufficient memory to create txworkqueue\n"); |
37ac5780 HM |
3896 | goto fail; |
3897 | } | |
3898 | ||
5b435de0 AS |
3899 | /* attempt to attach to the dongle */ |
3900 | if (!(brcmf_sdbrcm_probe_attach(bus, regsva))) { | |
5e8149f5 | 3901 | brcmf_err("brcmf_sdbrcm_probe_attach failed\n"); |
5b435de0 AS |
3902 | goto fail; |
3903 | } | |
3904 | ||
dd43a01c | 3905 | spin_lock_init(&bus->rxctl_lock); |
5b435de0 AS |
3906 | spin_lock_init(&bus->txqlock); |
3907 | init_waitqueue_head(&bus->ctrl_wait); | |
3908 | init_waitqueue_head(&bus->dcmd_resp_wait); | |
3909 | ||
3910 | /* Set up the watchdog timer */ | |
3911 | init_timer(&bus->timer); | |
3912 | bus->timer.data = (unsigned long)bus; | |
3913 | bus->timer.function = brcmf_sdbrcm_watchdog; | |
3914 | ||
5b435de0 AS |
3915 | /* Initialize watchdog thread */ |
3916 | init_completion(&bus->watchdog_wait); | |
3917 | bus->watchdog_tsk = kthread_run(brcmf_sdbrcm_watchdog_thread, | |
3918 | bus, "brcmf_watchdog"); | |
3919 | if (IS_ERR(bus->watchdog_tsk)) { | |
02f77195 | 3920 | pr_warn("brcmf_watchdog thread failed to start\n"); |
5b435de0 AS |
3921 | bus->watchdog_tsk = NULL; |
3922 | } | |
3923 | /* Initialize DPC thread */ | |
b948a85c FL |
3924 | INIT_LIST_HEAD(&bus->dpc_tsklst); |
3925 | spin_lock_init(&bus->dpc_tl_lock); | |
5b435de0 | 3926 | |
a9ffda88 | 3927 | /* Assign bus interface call back */ |
d9cb2596 AS |
3928 | bus->sdiodev->bus_if->dev = bus->sdiodev->dev; |
3929 | bus->sdiodev->bus_if->ops = &brcmf_sdio_bus_ops; | |
3930 | ||
5b435de0 | 3931 | /* Attach to the brcmf/OS/network interface */ |
2447ffb0 | 3932 | ret = brcmf_attach(SDPCM_RESERVE, bus->sdiodev->dev); |
712ac5b3 | 3933 | if (ret != 0) { |
5e8149f5 | 3934 | brcmf_err("brcmf_attach failed\n"); |
5b435de0 AS |
3935 | goto fail; |
3936 | } | |
3937 | ||
3938 | /* Allocate buffers */ | |
3939 | if (!(brcmf_sdbrcm_probe_malloc(bus))) { | |
5e8149f5 | 3940 | brcmf_err("brcmf_sdbrcm_probe_malloc failed\n"); |
5b435de0 AS |
3941 | goto fail; |
3942 | } | |
3943 | ||
3944 | if (!(brcmf_sdbrcm_probe_init(bus))) { | |
5e8149f5 | 3945 | brcmf_err("brcmf_sdbrcm_probe_init failed\n"); |
5b435de0 AS |
3946 | goto fail; |
3947 | } | |
3948 | ||
80969836 | 3949 | brcmf_sdio_debugfs_create(bus); |
5b435de0 AS |
3950 | brcmf_dbg(INFO, "completed!!\n"); |
3951 | ||
bbfd6a66 FL |
3952 | /* sdio bus core specific dcmd */ |
3953 | idx = brcmf_sdio_chip_getinfidx(bus->ci, BCMA_CORE_SDIO_DEV); | |
3954 | dlst = kzalloc(sizeof(struct brcmf_bus_dcmd), GFP_KERNEL); | |
c3d2bc35 FL |
3955 | if (dlst) { |
3956 | if (bus->ci->c_inf[idx].rev < 12) { | |
3957 | /* for sdio core rev < 12, disable txgloming */ | |
3958 | dngl_txglom = 0; | |
3959 | dlst->name = "bus:txglom"; | |
3960 | dlst->param = (char *)&dngl_txglom; | |
3961 | dlst->param_len = sizeof(u32); | |
3962 | } else { | |
3963 | /* otherwise, set txglomalign */ | |
3964 | dngl_txglomalign = bus->sdiodev->bus_if->align; | |
3965 | dlst->name = "bus:txglomalign"; | |
3966 | dlst->param = (char *)&dngl_txglomalign; | |
3967 | dlst->param_len = sizeof(u32); | |
3968 | } | |
bbfd6a66 FL |
3969 | list_add(&dlst->list, &bus->sdiodev->bus_if->dcmd_list); |
3970 | } | |
3971 | ||
5b435de0 | 3972 | /* if firmware path present try to download and bring up bus */ |
ed683c98 | 3973 | ret = brcmf_bus_start(bus->sdiodev->dev); |
5b435de0 | 3974 | if (ret != 0) { |
5e8149f5 | 3975 | brcmf_err("dongle is not responding\n"); |
1799ddf1 | 3976 | goto fail; |
5b435de0 | 3977 | } |
15d45b6f | 3978 | |
5b435de0 AS |
3979 | return bus; |
3980 | ||
3981 | fail: | |
3982 | brcmf_sdbrcm_release(bus); | |
3983 | return NULL; | |
3984 | } | |
3985 | ||
3986 | void brcmf_sdbrcm_disconnect(void *ptr) | |
3987 | { | |
e92eedf4 | 3988 | struct brcmf_sdio *bus = (struct brcmf_sdio *)ptr; |
5b435de0 AS |
3989 | |
3990 | brcmf_dbg(TRACE, "Enter\n"); | |
3991 | ||
3992 | if (bus) | |
3993 | brcmf_sdbrcm_release(bus); | |
3994 | ||
3995 | brcmf_dbg(TRACE, "Disconnected\n"); | |
3996 | } | |
3997 | ||
5b435de0 | 3998 | void |
e92eedf4 | 3999 | brcmf_sdbrcm_wd_timer(struct brcmf_sdio *bus, uint wdtick) |
5b435de0 | 4000 | { |
5b435de0 | 4001 | /* Totally stop the timer */ |
23677ce3 | 4002 | if (!wdtick && bus->wd_timer_valid) { |
5b435de0 AS |
4003 | del_timer_sync(&bus->timer); |
4004 | bus->wd_timer_valid = false; | |
4005 | bus->save_ms = wdtick; | |
4006 | return; | |
4007 | } | |
4008 | ||
ece960ea | 4009 | /* don't start the wd until fw is loaded */ |
712ac5b3 | 4010 | if (bus->sdiodev->bus_if->state == BRCMF_BUS_DOWN) |
ece960ea FL |
4011 | return; |
4012 | ||
5b435de0 AS |
4013 | if (wdtick) { |
4014 | if (bus->save_ms != BRCMF_WD_POLL_MS) { | |
23677ce3 | 4015 | if (bus->wd_timer_valid) |
5b435de0 AS |
4016 | /* Stop timer and restart at new value */ |
4017 | del_timer_sync(&bus->timer); | |
4018 | ||
4019 | /* Create timer again when watchdog period is | |
4020 | dynamically changed or in the first instance | |
4021 | */ | |
4022 | bus->timer.expires = | |
4023 | jiffies + BRCMF_WD_POLL_MS * HZ / 1000; | |
4024 | add_timer(&bus->timer); | |
4025 | ||
4026 | } else { | |
4027 | /* Re arm the timer, at last watchdog period */ | |
4028 | mod_timer(&bus->timer, | |
4029 | jiffies + BRCMF_WD_POLL_MS * HZ / 1000); | |
4030 | } | |
4031 | ||
4032 | bus->wd_timer_valid = true; | |
4033 | bus->save_ms = wdtick; | |
4034 | } | |
4035 | } |