]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | # SPDX-License-Identifier: GPL-2.0 |
35b522cf | 2 | config FB_OMAP2_DSS_INIT |
f76ee892 TV |
3 | bool |
4 | ||
35b522cf TV |
5 | config FB_OMAP2_DSS |
6 | tristate | |
f76ee892 | 7 | select VIDEOMODE_HELPERS |
35b522cf | 8 | select FB_OMAP2_DSS_INIT |
f76ee892 | 9 | select HDMI |
f76ee892 | 10 | |
35b522cf | 11 | config FB_OMAP2_DSS_DEBUG |
f76ee892 TV |
12 | bool "Debug support" |
13 | default n | |
14 | help | |
15 | This enables printing of debug messages. Alternatively, debug messages | |
16 | can also be enabled by setting CONFIG_DYNAMIC_DEBUG and then setting | |
17 | appropriate flags in <debugfs>/dynamic_debug/control. | |
18 | ||
35b522cf | 19 | config FB_OMAP2_DSS_DEBUGFS |
f76ee892 TV |
20 | bool "Debugfs filesystem support" |
21 | depends on DEBUG_FS | |
22 | default n | |
23 | help | |
24 | This enables debugfs for OMAPDSS at <debugfs>/omapdss. This enables | |
25 | querying about clock configuration and register configuration of dss, | |
26 | dispc, dsi, hdmi and rfbi. | |
27 | ||
35b522cf | 28 | config FB_OMAP2_DSS_COLLECT_IRQ_STATS |
f76ee892 | 29 | bool "Collect DSS IRQ statistics" |
35b522cf | 30 | depends on FB_OMAP2_DSS_DEBUGFS |
f76ee892 TV |
31 | default n |
32 | help | |
33 | Collect DSS IRQ statistics, printable via debugfs. | |
34 | ||
35 | The statistics can be found from | |
36 | <debugfs>/omapdss/dispc_irq for DISPC interrupts, and | |
37 | <debugfs>/omapdss/dsi_irq for DSI interrupts. | |
38 | ||
35b522cf | 39 | config FB_OMAP2_DSS_DPI |
f76ee892 TV |
40 | bool "DPI support" |
41 | default y | |
42 | help | |
43 | DPI Interface. This is the Parallel Display Interface. | |
44 | ||
35b522cf | 45 | config FB_OMAP2_DSS_RFBI |
f76ee892 TV |
46 | bool "RFBI support" |
47 | depends on BROKEN | |
48 | default n | |
49 | help | |
50 | MIPI DBI support (RFBI, Remote Framebuffer Interface, in Texas | |
51 | Instrument's terminology). | |
52 | ||
53 | DBI is a bus between the host processor and a peripheral, | |
54 | such as a display or a framebuffer chip. | |
55 | ||
56 | See http://www.mipi.org/ for DBI specifications. | |
57 | ||
35b522cf | 58 | config FB_OMAP2_DSS_VENC |
f76ee892 TV |
59 | bool "VENC support" |
60 | default y | |
61 | help | |
62 | OMAP Video Encoder support for S-Video and composite TV-out. | |
63 | ||
35b522cf | 64 | config FB_OMAP2_DSS_HDMI_COMMON |
f76ee892 TV |
65 | bool |
66 | ||
35b522cf | 67 | config FB_OMAP4_DSS_HDMI |
f76ee892 TV |
68 | bool "HDMI support for OMAP4" |
69 | default y | |
35b522cf | 70 | select FB_OMAP2_DSS_HDMI_COMMON |
f76ee892 TV |
71 | help |
72 | HDMI support for OMAP4 based SoCs. | |
73 | ||
35b522cf | 74 | config FB_OMAP5_DSS_HDMI |
f76ee892 TV |
75 | bool "HDMI support for OMAP5" |
76 | default n | |
35b522cf | 77 | select FB_OMAP2_DSS_HDMI_COMMON |
f76ee892 TV |
78 | help |
79 | HDMI Interface for OMAP5 and similar cores. This adds the High | |
80 | Definition Multimedia Interface. See http://www.hdmi.org/ for HDMI | |
81 | specification. | |
82 | ||
35b522cf | 83 | config FB_OMAP2_DSS_SDI |
f76ee892 TV |
84 | bool "SDI support" |
85 | default n | |
86 | help | |
87 | SDI (Serial Display Interface) support. | |
88 | ||
89 | SDI is a high speed one-way display serial bus between the host | |
90 | processor and a display. | |
91 | ||
35b522cf | 92 | config FB_OMAP2_DSS_DSI |
f76ee892 TV |
93 | bool "DSI support" |
94 | default n | |
95 | help | |
96 | MIPI DSI (Display Serial Interface) support. | |
97 | ||
98 | DSI is a high speed half-duplex serial interface between the host | |
99 | processor and a peripheral, such as a display or a framebuffer chip. | |
100 | ||
101 | See http://www.mipi.org/ for DSI specifications. | |
102 | ||
35b522cf | 103 | config FB_OMAP2_DSS_MIN_FCK_PER_PCK |
f76ee892 TV |
104 | int "Minimum FCK/PCK ratio (for scaling)" |
105 | range 0 32 | |
106 | default 0 | |
107 | help | |
108 | This can be used to adjust the minimum FCK/PCK ratio. | |
109 | ||
110 | With this you can make sure that DISPC FCK is at least | |
111 | n x PCK. Video plane scaling requires higher FCK than | |
112 | normally. | |
113 | ||
114 | If this is set to 0, there's no extra constraint on the | |
115 | DISPC FCK. However, the FCK will at minimum be | |
116 | 2xPCK (if active matrix) or 3xPCK (if passive matrix). | |
117 | ||
118 | Max FCK is 173MHz, so this doesn't work if your PCK | |
119 | is very high. | |
120 | ||
35b522cf | 121 | config FB_OMAP2_DSS_SLEEP_AFTER_VENC_RESET |
f76ee892 TV |
122 | bool "Sleep 20ms after VENC reset" |
123 | default y | |
124 | help | |
125 | There is a 20ms sleep after VENC reset which seemed to fix the | |
126 | reset. The reason for the bug is unclear, and it's also unclear | |
127 | on what platforms this happens. | |
128 | ||
129 | This option enables the sleep, and is enabled by default. You can | |
130 | disable the sleep if it doesn't cause problems on your platform. |