]> git.proxmox.com Git - qemu.git/blame - hw/g364fb.c
vnc: rename vnc-encoding-* vnc-enc-*
[qemu.git] / hw / g364fb.c
CommitLineData
1fc3d392
AJ
1/*
2 * QEMU G364 framebuffer Emulator.
3 *
0add30cf 4 * Copyright (c) 2007-2009 Herve Poussineau
1fc3d392
AJ
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation; either version 2 of
9 * the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
fad6cb1a 16 * You should have received a copy of the GNU General Public License along
8167ee88 17 * with this program; if not, see <http://www.gnu.org/licenses/>.
1fc3d392
AJ
18 */
19
20#include "hw.h"
cd5158ea 21#include "mips.h"
1fc3d392
AJ
22#include "console.h"
23#include "pixel_ops.h"
24
25//#define DEBUG_G364
26
0add30cf 27#ifdef DEBUG_G364
001faf32
BS
28#define DPRINTF(fmt, ...) \
29do { printf("g364: " fmt , ## __VA_ARGS__); } while (0)
0add30cf 30#else
001faf32 31#define DPRINTF(fmt, ...) do {} while (0)
0add30cf 32#endif
001faf32
BS
33#define BADF(fmt, ...) \
34do { fprintf(stderr, "g364 ERROR: " fmt , ## __VA_ARGS__);} while (0)
0add30cf 35
1fc3d392 36typedef struct G364State {
0add30cf
AJ
37 /* hardware */
38 uint8_t *vram;
c227f099 39 ram_addr_t vram_offset;
0add30cf
AJ
40 int vram_size;
41 qemu_irq irq;
42 /* registers */
43 uint8_t color_palette[256][3];
44 uint8_t cursor_palette[3][3];
45 uint16_t cursor[512];
46 uint32_t cursor_position;
1fc3d392 47 uint32_t ctla;
0add30cf
AJ
48 uint32_t top_of_screen;
49 uint32_t width, height; /* in pixels */
1fc3d392
AJ
50 /* display refresh support */
51 DisplayState *ds;
0add30cf
AJ
52 int depth;
53 int blanked;
1fc3d392
AJ
54} G364State;
55
0add30cf
AJ
56#define REG_ID 0x000000
57#define REG_BOOT 0x080000
58#define REG_DISPLAY 0x080118
59#define REG_VDISPLAY 0x080150
60#define REG_CTLA 0x080300
61#define REG_TOP 0x080400
62#define REG_CURS_PAL 0x080508
63#define REG_CURS_POS 0x080638
64#define REG_CLR_PAL 0x080800
65#define REG_CURS_PAT 0x081000
66#define REG_RESET 0x180000
67
68#define CTLA_FORCE_BLANK 0x00000400
69#define CTLA_NO_CURSOR 0x00800000
70
c227f099 71static inline int check_dirty(ram_addr_t page)
0add30cf
AJ
72{
73 return cpu_physical_memory_get_dirty(page, VGA_DIRTY_FLAG);
74}
75
76static inline void reset_dirty(G364State *s,
c227f099 77 ram_addr_t page_min, ram_addr_t page_max)
0add30cf
AJ
78{
79 cpu_physical_memory_reset_dirty(page_min, page_max + TARGET_PAGE_SIZE - 1,
80 VGA_DIRTY_FLAG);
81}
82
83static void g364fb_draw_graphic8(G364State *s)
1fc3d392 84{
0add30cf
AJ
85 int i, w;
86 uint8_t *vram;
87 uint8_t *data_display, *dd;
c227f099 88 ram_addr_t page, page_min, page_max;
0add30cf
AJ
89 int x, y;
90 int xmin, xmax;
91 int ymin, ymax;
92 int xcursor, ycursor;
93 unsigned int (*rgb_to_pixel)(unsigned int r, unsigned int g, unsigned int b);
94
0e1f5a0c 95 switch (ds_get_bits_per_pixel(s->ds)) {
1fc3d392 96 case 8:
0add30cf
AJ
97 rgb_to_pixel = rgb_to_pixel8;
98 w = 1;
1fc3d392
AJ
99 break;
100 case 15:
0add30cf
AJ
101 rgb_to_pixel = rgb_to_pixel15;
102 w = 2;
1fc3d392
AJ
103 break;
104 case 16:
0add30cf
AJ
105 rgb_to_pixel = rgb_to_pixel16;
106 w = 2;
1fc3d392
AJ
107 break;
108 case 32:
0add30cf
AJ
109 rgb_to_pixel = rgb_to_pixel32;
110 w = 4;
1fc3d392
AJ
111 break;
112 default:
0add30cf 113 BADF("unknown host depth %d\n", ds_get_bits_per_pixel(s->ds));
1fc3d392
AJ
114 return;
115 }
116
0add30cf 117 page = s->vram_offset;
c227f099 118 page_min = (ram_addr_t)-1;
0add30cf
AJ
119 page_max = 0;
120
121 x = y = 0;
122 xmin = s->width;
123 xmax = 0;
124 ymin = s->height;
125 ymax = 0;
126
127 if (!(s->ctla & CTLA_NO_CURSOR)) {
128 xcursor = s->cursor_position >> 12;
129 ycursor = s->cursor_position & 0xfff;
130 } else {
131 xcursor = ycursor = -65;
132 }
133
134 vram = s->vram + s->top_of_screen;
135 /* XXX: out of range in vram? */
136 data_display = dd = ds_get_data(s->ds);
137 while (y < s->height) {
138 if (check_dirty(page)) {
139 if (y < ymin)
140 ymin = ymax = y;
c227f099 141 if (page_min == (ram_addr_t)-1)
0add30cf
AJ
142 page_min = page;
143 page_max = page;
144 if (x < xmin)
145 xmin = x;
146 for (i = 0; i < TARGET_PAGE_SIZE; i++) {
147 uint8_t index;
148 unsigned int color;
149 if (unlikely((y >= ycursor && y < ycursor + 64) &&
150 (x >= xcursor && x < xcursor + 64))) {
151 /* pointer area */
152 int xdiff = x - xcursor;
153 uint16_t curs = s->cursor[(y - ycursor) * 8 + xdiff / 8];
154 int op = (curs >> ((xdiff & 7) * 2)) & 3;
155 if (likely(op == 0)) {
156 /* transparent */
157 index = *vram;
158 color = (*rgb_to_pixel)(
159 s->color_palette[index][0],
160 s->color_palette[index][1],
161 s->color_palette[index][2]);
162 } else {
163 /* get cursor color */
164 index = op - 1;
165 color = (*rgb_to_pixel)(
166 s->cursor_palette[index][0],
167 s->cursor_palette[index][1],
168 s->cursor_palette[index][2]);
169 }
170 } else {
171 /* normal area */
172 index = *vram;
173 color = (*rgb_to_pixel)(
174 s->color_palette[index][0],
175 s->color_palette[index][1],
176 s->color_palette[index][2]);
177 }
178 memcpy(dd, &color, w);
179 dd += w;
180 x++;
181 vram++;
182 if (x == s->width) {
183 xmax = s->width - 1;
184 y++;
185 if (y == s->height) {
186 ymax = s->height - 1;
187 goto done;
188 }
189 data_display = dd = data_display + ds_get_linesize(s->ds);
190 xmin = 0;
191 x = 0;
192 }
193 }
194 if (x > xmax)
195 xmax = x;
196 if (y > ymax)
197 ymax = y;
198 } else {
199 int dy;
c227f099 200 if (page_min != (ram_addr_t)-1) {
0add30cf 201 reset_dirty(s, page_min, page_max);
c227f099 202 page_min = (ram_addr_t)-1;
0add30cf
AJ
203 page_max = 0;
204 dpy_update(s->ds, xmin, ymin, xmax - xmin + 1, ymax - ymin + 1);
205 xmin = s->width;
206 xmax = 0;
207 ymin = s->height;
208 ymax = 0;
209 }
210 x += TARGET_PAGE_SIZE;
211 dy = x / s->width;
212 x = x % s->width;
213 y += dy;
214 vram += TARGET_PAGE_SIZE;
215 data_display += dy * ds_get_linesize(s->ds);
216 dd = data_display + x * w;
217 }
218 page += TARGET_PAGE_SIZE;
219 }
220
221done:
c227f099 222 if (page_min != (ram_addr_t)-1) {
0add30cf
AJ
223 dpy_update(s->ds, xmin, ymin, xmax - xmin + 1, ymax - ymin + 1);
224 reset_dirty(s, page_min, page_max);
225 }
1fc3d392
AJ
226}
227
0add30cf 228static void g364fb_draw_blank(G364State *s)
1fc3d392
AJ
229{
230 int i, w;
231 uint8_t *d;
232
0add30cf
AJ
233 if (s->blanked) {
234 /* Screen is already blank. No need to redraw it */
1fc3d392 235 return;
0add30cf 236 }
1fc3d392 237
0add30cf 238 w = s->width * ((ds_get_bits_per_pixel(s->ds) + 7) >> 3);
0e1f5a0c 239 d = ds_get_data(s->ds);
0add30cf 240 for (i = 0; i < s->height; i++) {
1fc3d392 241 memset(d, 0, w);
0e1f5a0c 242 d += ds_get_linesize(s->ds);
1fc3d392 243 }
221bb2d5 244
0add30cf
AJ
245 dpy_update(s->ds, 0, 0, s->width, s->height);
246 s->blanked = 1;
1fc3d392
AJ
247}
248
1fc3d392
AJ
249static void g364fb_update_display(void *opaque)
250{
251 G364State *s = opaque;
1fc3d392 252
0add30cf 253 if (s->width == 0 || s->height == 0)
221bb2d5
AJ
254 return;
255
0add30cf
AJ
256 if (s->width != ds_get_width(s->ds) || s->height != ds_get_height(s->ds)) {
257 qemu_console_resize(s->ds, s->width, s->height);
221bb2d5 258 }
0add30cf
AJ
259
260 if (s->ctla & CTLA_FORCE_BLANK) {
261 g364fb_draw_blank(s);
262 } else if (s->depth == 8) {
263 g364fb_draw_graphic8(s);
264 } else {
265 BADF("unknown guest depth %d\n", s->depth);
1fc3d392 266 }
0add30cf
AJ
267
268 qemu_irq_raise(s->irq);
1fc3d392
AJ
269}
270
86178a57 271static inline void g364fb_invalidate_display(void *opaque)
1fc3d392
AJ
272{
273 G364State *s = opaque;
0add30cf
AJ
274 int i;
275
276 s->blanked = 0;
277 for (i = 0; i < s->vram_size; i += TARGET_PAGE_SIZE) {
278 cpu_physical_memory_set_dirty(s->vram_offset + i);
279 }
1fc3d392
AJ
280}
281
282static void g364fb_reset(void *opaque)
283{
284 G364State *s = opaque;
0add30cf
AJ
285 qemu_irq_lower(s->irq);
286
287 memset(s->color_palette, 0, sizeof(s->color_palette));
288 memset(s->cursor_palette, 0, sizeof(s->cursor_palette));
289 memset(s->cursor, 0, sizeof(s->cursor));
290 s->cursor_position = 0;
291 s->ctla = 0;
292 s->top_of_screen = 0;
293 s->width = s->height = 0;
294 memset(s->vram, 0, s->vram_size);
295 g364fb_invalidate_display(opaque);
1fc3d392
AJ
296}
297
298static void g364fb_screen_dump(void *opaque, const char *filename)
299{
300 G364State *s = opaque;
301 int y, x;
302 uint8_t index;
303 uint8_t *data_buffer;
304 FILE *f;
305
0add30cf
AJ
306 if (s->depth != 8) {
307 BADF("unknown guest depth %d\n", s->depth);
308 return;
309 }
310
1fc3d392
AJ
311 f = fopen(filename, "wb");
312 if (!f)
313 return;
314
0add30cf
AJ
315 if (s->ctla & CTLA_FORCE_BLANK) {
316 /* blank screen */
317 fprintf(f, "P4\n%d %d\n",
318 s->width, s->height);
319 for (y = 0; y < s->height; y++)
320 for (x = 0; x < s->width; x++)
321 fputc(0, f);
322 } else {
323 data_buffer = s->vram + s->top_of_screen;
324 fprintf(f, "P6\n%d %d\n%d\n",
325 s->width, s->height, 255);
326 for (y = 0; y < s->height; y++)
327 for (x = 0; x < s->width; x++, data_buffer++) {
328 index = *data_buffer;
329 fputc(s->color_palette[index][0], f);
330 fputc(s->color_palette[index][1], f);
331 fputc(s->color_palette[index][2], f);
1fc3d392 332 }
0add30cf
AJ
333 }
334
1fc3d392
AJ
335 fclose(f);
336}
337
338/* called for accesses to io ports */
c227f099 339static uint32_t g364fb_ctrl_readl(void *opaque, target_phys_addr_t addr)
1fc3d392 340{
0add30cf 341 G364State *s = opaque;
1fc3d392
AJ
342 uint32_t val;
343
0add30cf
AJ
344 if (addr >= REG_CURS_PAT && addr < REG_CURS_PAT + 0x1000) {
345 /* cursor pattern */
346 int idx = (addr - REG_CURS_PAT) >> 3;
347 val = s->cursor[idx];
348 } else if (addr >= REG_CURS_PAL && addr < REG_CURS_PAL + 0x18) {
349 /* cursor palette */
350 int idx = (addr - REG_CURS_PAL) >> 3;
351 val = ((uint32_t)s->cursor_palette[idx][0] << 16);
352 val |= ((uint32_t)s->cursor_palette[idx][1] << 8);
353 val |= ((uint32_t)s->cursor_palette[idx][2] << 0);
354 } else {
355 switch (addr) {
356 case REG_ID:
357 val = 0x10; /* Mips G364 */
358 break;
359 case REG_DISPLAY:
360 val = s->width / 4;
361 break;
362 case REG_VDISPLAY:
363 val = s->height * 2;
364 break;
365 case REG_CTLA:
366 val = s->ctla;
367 break;
368 default:
369 {
370 BADF("invalid read at [" TARGET_FMT_plx "]\n", addr);
371 val = 0;
372 break;
373 }
374 }
1fc3d392
AJ
375 }
376
0add30cf 377 DPRINTF("read 0x%08x at [" TARGET_FMT_plx "]\n", val, addr);
1fc3d392
AJ
378
379 return val;
380}
381
c227f099 382static uint32_t g364fb_ctrl_readw(void *opaque, target_phys_addr_t addr)
1fc3d392 383{
0add30cf
AJ
384 uint32_t v = g364fb_ctrl_readl(opaque, addr & ~0x3);
385 if (addr & 0x2)
386 return v >> 16;
387 else
388 return v & 0xffff;
1fc3d392
AJ
389}
390
c227f099 391static uint32_t g364fb_ctrl_readb(void *opaque, target_phys_addr_t addr)
1fc3d392 392{
0add30cf
AJ
393 uint32_t v = g364fb_ctrl_readl(opaque, addr & ~0x3);
394 return (v >> (8 * (addr & 0x3))) & 0xff;
1fc3d392
AJ
395}
396
0add30cf 397static void g364fb_update_depth(G364State *s)
1fc3d392 398{
38972938 399 static const int depths[8] = { 1, 2, 4, 8, 15, 16, 0 };
0add30cf
AJ
400 s->depth = depths[(s->ctla & 0x00700000) >> 20];
401}
1fc3d392 402
0add30cf
AJ
403static void g364_invalidate_cursor_position(G364State *s)
404{
405 int ymin, ymax, start, end, i;
1fc3d392 406
0add30cf
AJ
407 /* invalidate only near the cursor */
408 ymin = s->cursor_position & 0xfff;
409 ymax = MIN(s->height, ymin + 64);
410 start = ymin * ds_get_linesize(s->ds);
411 end = (ymax + 1) * ds_get_linesize(s->ds);
1fc3d392 412
0add30cf
AJ
413 for (i = start; i < end; i += TARGET_PAGE_SIZE) {
414 cpu_physical_memory_set_dirty(s->vram_offset + i);
415 }
416}
417
c227f099 418static void g364fb_ctrl_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
0add30cf
AJ
419{
420 G364State *s = opaque;
421
422 DPRINTF("write 0x%08x at [" TARGET_FMT_plx "]\n", val, addr);
423
424 if (addr >= REG_CLR_PAL && addr < REG_CLR_PAL + 0x800) {
1fc3d392 425 /* color palette */
0add30cf
AJ
426 int idx = (addr - REG_CLR_PAL) >> 3;
427 s->color_palette[idx][0] = (val >> 16) & 0xff;
428 s->color_palette[idx][1] = (val >> 8) & 0xff;
429 s->color_palette[idx][2] = val & 0xff;
430 g364fb_invalidate_display(s);
431 } else if (addr >= REG_CURS_PAT && addr < REG_CURS_PAT + 0x1000) {
432 /* cursor pattern */
433 int idx = (addr - REG_CURS_PAT) >> 3;
434 s->cursor[idx] = val;
435 g364fb_invalidate_display(s);
436 } else if (addr >= REG_CURS_PAL && addr < REG_CURS_PAL + 0x18) {
437 /* cursor palette */
438 int idx = (addr - REG_CURS_PAL) >> 3;
439 s->cursor_palette[idx][0] = (val >> 16) & 0xff;
440 s->cursor_palette[idx][1] = (val >> 8) & 0xff;
441 s->cursor_palette[idx][2] = val & 0xff;
442 g364fb_invalidate_display(s);
1fc3d392
AJ
443 } else {
444 switch (addr) {
0add30cf
AJ
445 case REG_ID: /* Card identifier; read-only */
446 case REG_BOOT: /* Boot timing */
447 case 0x80108: /* Line timing: half sync */
448 case 0x80110: /* Line timing: back porch */
449 case 0x80120: /* Line timing: short display */
450 case 0x80128: /* Frame timing: broad pulse */
451 case 0x80130: /* Frame timing: v sync */
452 case 0x80138: /* Frame timing: v preequalise */
453 case 0x80140: /* Frame timing: v postequalise */
454 case 0x80148: /* Frame timing: v blank */
455 case 0x80158: /* Line timing: line time */
456 case 0x80160: /* Frame store: line start */
457 case 0x80168: /* vram cycle: mem init */
458 case 0x80170: /* vram cycle: transfer delay */
459 case 0x80200: /* vram cycle: mask register */
460 /* ignore */
461 break;
462 case REG_TOP:
463 s->top_of_screen = val;
464 g364fb_invalidate_display(s);
465 break;
466 case REG_DISPLAY:
467 s->width = val * 4;
1fc3d392 468 break;
0add30cf
AJ
469 case REG_VDISPLAY:
470 s->height = val / 2;
1fc3d392 471 break;
0add30cf
AJ
472 case REG_CTLA:
473 s->ctla = val;
474 g364fb_update_depth(s);
475 g364fb_invalidate_display(s);
1fc3d392 476 break;
0add30cf
AJ
477 case REG_CURS_POS:
478 g364_invalidate_cursor_position(s);
479 s->cursor_position = val;
480 g364_invalidate_cursor_position(s);
481 break;
482 case REG_RESET:
483 g364fb_reset(s);
1fc3d392
AJ
484 break;
485 default:
0add30cf 486 BADF("invalid write of 0x%08x at [" TARGET_FMT_plx "]\n", val, addr);
1fc3d392
AJ
487 break;
488 }
489 }
0add30cf 490 qemu_irq_lower(s->irq);
1fc3d392
AJ
491}
492
c227f099 493static void g364fb_ctrl_writew(void *opaque, target_phys_addr_t addr, uint32_t val)
1fc3d392 494{
0add30cf
AJ
495 uint32_t old_val = g364fb_ctrl_readl(opaque, addr & ~0x3);
496
497 if (addr & 0x2)
498 val = (val << 16) | (old_val & 0x0000ffff);
499 else
500 val = val | (old_val & 0xffff0000);
501 g364fb_ctrl_writel(opaque, addr & ~0x3, val);
1fc3d392
AJ
502}
503
c227f099 504static void g364fb_ctrl_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
1fc3d392 505{
0add30cf
AJ
506 uint32_t old_val = g364fb_ctrl_readl(opaque, addr & ~0x3);
507
508 switch (addr & 3) {
509 case 0:
510 val = val | (old_val & 0xffffff00);
511 break;
512 case 1:
513 val = (val << 8) | (old_val & 0xffff00ff);
514 break;
515 case 2:
516 val = (val << 16) | (old_val & 0xff00ffff);
517 break;
518 case 3:
519 val = (val << 24) | (old_val & 0x00ffffff);
520 break;
521 }
522 g364fb_ctrl_writel(opaque, addr & ~0x3, val);
1fc3d392
AJ
523}
524
d60efc6b 525static CPUReadMemoryFunc * const g364fb_ctrl_read[3] = {
1fc3d392
AJ
526 g364fb_ctrl_readb,
527 g364fb_ctrl_readw,
528 g364fb_ctrl_readl,
529};
530
d60efc6b 531static CPUWriteMemoryFunc * const g364fb_ctrl_write[3] = {
1fc3d392
AJ
532 g364fb_ctrl_writeb,
533 g364fb_ctrl_writew,
534 g364fb_ctrl_writel,
535};
536
0add30cf 537static int g364fb_load(QEMUFile *f, void *opaque, int version_id)
1fc3d392
AJ
538{
539 G364State *s = opaque;
0add30cf
AJ
540 unsigned int i, vram_size;
541
542 if (version_id != 1)
543 return -EINVAL;
544
545 vram_size = qemu_get_be32(f);
546 if (vram_size < s->vram_size)
547 return -EINVAL;
548 qemu_get_buffer(f, s->vram, s->vram_size);
549 for (i = 0; i < 256; i++)
550 qemu_get_buffer(f, s->color_palette[i], 3);
551 for (i = 0; i < 3; i++)
552 qemu_get_buffer(f, s->cursor_palette[i], 3);
553 qemu_get_buffer(f, (uint8_t *)s->cursor, sizeof(s->cursor));
554 s->cursor_position = qemu_get_be32(f);
555 s->ctla = qemu_get_be32(f);
556 s->top_of_screen = qemu_get_be32(f);
557 s->width = qemu_get_be32(f);
558 s->height = qemu_get_be32(f);
559
560 /* force refresh */
561 g364fb_update_depth(s);
562 g364fb_invalidate_display(s);
1fc3d392 563
0add30cf 564 return 0;
1fc3d392
AJ
565}
566
0add30cf 567static void g364fb_save(QEMUFile *f, void *opaque)
1fc3d392
AJ
568{
569 G364State *s = opaque;
0add30cf
AJ
570 int i;
571
572 qemu_put_be32(f, s->vram_size);
573 qemu_put_buffer(f, s->vram, s->vram_size);
574 for (i = 0; i < 256; i++)
575 qemu_put_buffer(f, s->color_palette[i], 3);
576 for (i = 0; i < 3; i++)
577 qemu_put_buffer(f, s->cursor_palette[i], 3);
578 qemu_put_buffer(f, (uint8_t *)s->cursor, sizeof(s->cursor));
579 qemu_put_be32(f, s->cursor_position);
580 qemu_put_be32(f, s->ctla);
581 qemu_put_be32(f, s->top_of_screen);
582 qemu_put_be32(f, s->width);
583 qemu_put_be32(f, s->height);
1fc3d392
AJ
584}
585
c227f099
AL
586int g364fb_mm_init(target_phys_addr_t vram_base,
587 target_phys_addr_t ctrl_base, int it_shift,
0add30cf 588 qemu_irq irq)
1fc3d392
AJ
589{
590 G364State *s;
0add30cf 591 int io_ctrl;
1fc3d392
AJ
592
593 s = qemu_mallocz(sizeof(G364State));
1fc3d392 594
fbe1b595 595 s->vram_size = 8 * 1024 * 1024;
1724f049 596 s->vram_offset = qemu_ram_alloc(NULL, "g364fb.vram", s->vram_size);
b584726d 597 s->vram = qemu_get_ram_ptr(s->vram_offset);
0add30cf 598 s->irq = irq;
1fc3d392 599
a08d4367 600 qemu_register_reset(g364fb_reset, s);
0be71e32 601 register_savevm(NULL, "g364fb", 0, 1, g364fb_save, g364fb_load, s);
1fc3d392
AJ
602 g364fb_reset(s);
603
3023f332
AL
604 s->ds = graphic_console_init(g364fb_update_display,
605 g364fb_invalidate_display,
606 g364fb_screen_dump, NULL, s);
1fc3d392 607
0add30cf 608 cpu_register_physical_memory(vram_base, s->vram_size, s->vram_offset);
1fc3d392 609
1eed09cb 610 io_ctrl = cpu_register_io_memory(g364fb_ctrl_read, g364fb_ctrl_write, s);
0add30cf 611 cpu_register_physical_memory(ctrl_base, 0x200000, io_ctrl);
1fc3d392
AJ
612
613 return 0;
614}