]> git.proxmox.com Git - qemu.git/blame - hw/grackle_pci.c
pci: don't overwrite multi functio bit in pci header type.
[qemu.git] / hw / grackle_pci.c
CommitLineData
502a5395 1/*
3cbee15b 2 * QEMU Grackle PCI host (heathrow OldWorld PowerMac)
502a5395 3 *
3cbee15b
JM
4 * Copyright (c) 2006-2007 Fabrice Bellard
5 * Copyright (c) 2007 Jocelyn Mayer
5fafdf24 6 *
502a5395
PB
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
25
426f17bb 26#include "sysbus.h"
3cbee15b 27#include "ppc_mac.h"
87ecb68b 28#include "pci.h"
4f5e19e6 29#include "pci_host.h"
87ecb68b 30
ea026b2f
BS
31/* debug Grackle */
32//#define DEBUG_GRACKLE
33
34#ifdef DEBUG_GRACKLE
001faf32
BS
35#define GRACKLE_DPRINTF(fmt, ...) \
36 do { printf("GRACKLE: " fmt , ## __VA_ARGS__); } while (0)
ea026b2f 37#else
001faf32 38#define GRACKLE_DPRINTF(fmt, ...)
ea026b2f
BS
39#endif
40
426f17bb
BS
41typedef struct GrackleState {
42 SysBusDevice busdev;
43 PCIHostState host_state;
44} GrackleState;
502a5395 45
d2b59317
PB
46/* Don't know if this matches real hardware, but it agrees with OHW. */
47static int pci_grackle_map_irq(PCIDevice *pci_dev, int irq_num)
502a5395 48{
d2b59317
PB
49 return (irq_num + (pci_dev->devfn >> 3)) & 3;
50}
51
5d4e84c8 52static void pci_grackle_set_irq(void *opaque, int irq_num, int level)
d2b59317 53{
5d4e84c8
JQ
54 qemu_irq *pic = opaque;
55
ea026b2f 56 GRACKLE_DPRINTF("set_irq num %d level %d\n", irq_num, level);
3cbee15b 57 qemu_set_irq(pic[irq_num + 0x15], level);
502a5395
PB
58}
59
9b64997f
BS
60static void pci_grackle_save(QEMUFile* f, void *opaque)
61{
62 PCIDevice *d = opaque;
63
64 pci_device_save(d, f);
65}
66
67static int pci_grackle_load(QEMUFile* f, void *opaque, int version_id)
68{
69 PCIDevice *d = opaque;
70
71 if (version_id != 1)
72 return -EINVAL;
73
74 return pci_device_load(d, f);
75}
76
6e6b7363
BS
77static void pci_grackle_reset(void *opaque)
78{
79}
80
d537cf6c 81PCIBus *pci_grackle_init(uint32_t base, qemu_irq *pic)
426f17bb
BS
82{
83 DeviceState *dev;
84 SysBusDevice *s;
85 GrackleState *d;
86
87 dev = qdev_create(NULL, "grackle");
e23a1b33 88 qdev_init_nofail(dev);
426f17bb
BS
89 s = sysbus_from_qdev(dev);
90 d = FROM_SYSBUS(GrackleState, s);
cdd0935c 91 d->host_state.bus = pci_register_bus(&d->busdev.qdev, "pci",
426f17bb
BS
92 pci_grackle_set_irq,
93 pci_grackle_map_irq,
94 pic, 0, 4);
95
96 pci_create_simple(d->host_state.bus, 0, "grackle");
97
98 sysbus_mmio_map(s, 0, base);
99 sysbus_mmio_map(s, 1, base + 0x00200000);
100
101 return d->host_state.bus;
102}
103
81a322d4 104static int pci_grackle_init_device(SysBusDevice *dev)
426f17bb
BS
105{
106 GrackleState *s;
107 int pci_mem_config, pci_mem_data;
108
109 s = FROM_SYSBUS(GrackleState, dev);
110
952760bb
BS
111 pci_mem_config = pci_host_conf_register_mmio(&s->host_state, 1);
112 pci_mem_data = pci_host_data_register_mmio(&s->host_state, 1);
426f17bb
BS
113 sysbus_init_mmio(dev, 0x1000, pci_mem_config);
114 sysbus_init_mmio(dev, 0x1000, pci_mem_data);
115
0be71e32
AW
116 register_savevm(&dev->qdev, "grackle", 0, 1, pci_grackle_save,
117 pci_grackle_load, &s->host_state);
426f17bb 118 qemu_register_reset(pci_grackle_reset, &s->host_state);
81a322d4 119 return 0;
426f17bb
BS
120}
121
81a322d4 122static int grackle_pci_host_init(PCIDevice *d)
426f17bb 123{
deb54399
AL
124 pci_config_set_vendor_id(d->config, PCI_VENDOR_ID_MOTOROLA);
125 pci_config_set_device_id(d->config, PCI_DEVICE_ID_MOTOROLA_MPC106);
502a5395
PB
126 d->config[0x08] = 0x00; // revision
127 d->config[0x09] = 0x01;
173a543b 128 pci_config_set_class(d->config, PCI_CLASS_BRIDGE_HOST);
81a322d4 129 return 0;
426f17bb 130}
502a5395 131
426f17bb
BS
132static PCIDeviceInfo grackle_pci_host_info = {
133 .qdev.name = "grackle",
134 .qdev.size = sizeof(PCIDevice),
135 .init = grackle_pci_host_init,
136};
6e6b7363 137
426f17bb
BS
138static void grackle_register_devices(void)
139{
140 sysbus_register_dev("grackle", sizeof(GrackleState),
141 pci_grackle_init_device);
142 pci_qdev_register(&grackle_pci_host_info);
502a5395 143}
426f17bb
BS
144
145device_init(grackle_register_devices)