]> git.proxmox.com Git - qemu.git/blame - hw/macio.c
ide/macio: QOM'ify MacIO IDE
[qemu.git] / hw / macio.c
CommitLineData
3cbee15b
JM
1/*
2 * PowerMac MacIO device emulation
3 *
4 * Copyright (c) 2005-2007 Fabrice Bellard
5 * Copyright (c) 2007 Jocelyn Mayer
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
87ecb68b 25#include "hw.h"
baec1910 26#include "ppc/mac.h"
a2cb15b0 27#include "pci/pci.h"
07a7484e 28#include "mac_dbdma.h"
7fa9ae1a 29#include "escc.h"
3cbee15b 30
fcf1bbab
AF
31#define TYPE_MACIO "macio"
32#define MACIO(obj) OBJECT_CHECK(MacIOState, (obj), TYPE_MACIO)
33
d8c51b05
AL
34typedef struct MacIOState
35{
fcf1bbab 36 /*< private >*/
d8c51b05 37 PCIDevice parent;
fcf1bbab
AF
38 /*< public >*/
39
23c5e4ca 40 MemoryRegion bar;
07a7484e 41 void *dbdma;
23c5e4ca 42 MemoryRegion *pic_mem;
23c5e4ca
AK
43 MemoryRegion *cuda_mem;
44 MemoryRegion *escc_mem;
d8c51b05 45} MacIOState;
3cbee15b 46
95ed3b7c
AF
47#define OLDWORLD_MACIO(obj) \
48 OBJECT_CHECK(OldWorldMacIOState, (obj), TYPE_OLDWORLD_MACIO)
49
50typedef struct OldWorldMacIOState {
51 /*< private >*/
52 MacIOState parent_obj;
53 /*< public >*/
54
07a7484e
AF
55 qemu_irq irqs[2];
56
95ed3b7c 57 MacIONVRAMState nvram;
07a7484e 58 MACIOIDEState ide;
95ed3b7c
AF
59} OldWorldMacIOState;
60
07a7484e
AF
61#define NEWWORLD_MACIO(obj) \
62 OBJECT_CHECK(NewWorldMacIOState, (obj), TYPE_NEWWORLD_MACIO)
63
64typedef struct NewWorldMacIOState {
65 /*< private >*/
66 MacIOState parent_obj;
67 /*< public >*/
68 qemu_irq irqs[4];
69 MACIOIDEState ide[2];
70} NewWorldMacIOState;
71
d8c51b05 72static void macio_bar_setup(MacIOState *macio_state)
3cbee15b 73{
23c5e4ca 74 MemoryRegion *bar = &macio_state->bar;
3cbee15b 75
23c5e4ca
AK
76 if (macio_state->escc_mem) {
77 memory_region_add_subregion(bar, 0x13000, macio_state->escc_mem);
7fa9ae1a 78 }
23c5e4ca
AK
79 if (macio_state->cuda_mem) {
80 memory_region_add_subregion(bar, 0x16000, macio_state->cuda_mem);
3cbee15b 81 }
3cbee15b
JM
82}
83
d037834a 84static int macio_common_initfn(PCIDevice *d)
d8c51b05 85{
7b925079
AF
86 MacIOState *s = MACIO(d);
87
d8c51b05 88 d->config[0x3d] = 0x01; // interrupt on pin 1
7b925079
AF
89
90 macio_bar_setup(s);
91 pci_register_bar(d, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->bar);
92
d8c51b05
AL
93 return 0;
94}
95
d037834a
AF
96static int macio_oldworld_initfn(PCIDevice *d)
97{
98 MacIOState *s = MACIO(d);
95ed3b7c
AF
99 OldWorldMacIOState *os = OLDWORLD_MACIO(d);
100 SysBusDevice *sysbus_dev;
d037834a
AF
101 int ret = macio_common_initfn(d);
102 if (ret < 0) {
103 return ret;
104 }
105
95ed3b7c
AF
106 ret = qdev_init(DEVICE(&os->nvram));
107 if (ret < 0) {
108 return ret;
109 }
110 sysbus_dev = SYS_BUS_DEVICE(&os->nvram);
111 memory_region_add_subregion(&s->bar, 0x60000,
112 sysbus_mmio_get_region(sysbus_dev, 0));
113 pmac_format_nvram_partition(&os->nvram, os->nvram.size);
114
d037834a
AF
115 if (s->pic_mem) {
116 /* Heathrow PIC */
117 memory_region_add_subregion(&s->bar, 0x00000, s->pic_mem);
118 }
119
07a7484e
AF
120 sysbus_dev = SYS_BUS_DEVICE(&os->ide);
121 sysbus_connect_irq(sysbus_dev, 0, os->irqs[0]);
122 sysbus_connect_irq(sysbus_dev, 1, os->irqs[1]);
123 macio_ide_register_dma(&os->ide, s->dbdma, 0x16);
124 ret = qdev_init(DEVICE(&os->ide));
125 if (ret < 0) {
126 return ret;
127 }
128
d037834a
AF
129 return 0;
130}
131
95ed3b7c
AF
132static void macio_oldworld_init(Object *obj)
133{
07a7484e 134 MacIOState *s = MACIO(obj);
95ed3b7c
AF
135 OldWorldMacIOState *os = OLDWORLD_MACIO(obj);
136 DeviceState *dev;
137
07a7484e
AF
138 qdev_init_gpio_out(DEVICE(obj), os->irqs, ARRAY_SIZE(os->irqs));
139
95ed3b7c
AF
140 object_initialize(&os->nvram, TYPE_MACIO_NVRAM);
141 dev = DEVICE(&os->nvram);
142 qdev_prop_set_uint32(dev, "size", 0x2000);
143 qdev_prop_set_uint32(dev, "it_shift", 4);
07a7484e
AF
144
145 object_initialize(&os->ide, TYPE_MACIO_IDE);
146 qdev_set_parent_bus(DEVICE(&os->ide), sysbus_get_default());
147 memory_region_add_subregion(&s->bar, 0x1f000 + (1 * 0x1000), &os->ide.mem);
148 object_property_add_child(obj, "ide", OBJECT(&os->ide), NULL);
95ed3b7c
AF
149}
150
d037834a
AF
151static int macio_newworld_initfn(PCIDevice *d)
152{
153 MacIOState *s = MACIO(d);
07a7484e
AF
154 NewWorldMacIOState *ns = NEWWORLD_MACIO(d);
155 SysBusDevice *sysbus_dev;
d037834a
AF
156 int ret = macio_common_initfn(d);
157 if (ret < 0) {
158 return ret;
159 }
160
161 if (s->pic_mem) {
162 /* OpenPIC */
163 memory_region_add_subregion(&s->bar, 0x40000, s->pic_mem);
164 }
165
07a7484e
AF
166 sysbus_dev = SYS_BUS_DEVICE(&ns->ide[0]);
167 sysbus_connect_irq(sysbus_dev, 0, ns->irqs[0]);
168 sysbus_connect_irq(sysbus_dev, 1, ns->irqs[1]);
169 macio_ide_register_dma(&ns->ide[0], s->dbdma, 0x16);
170 ret = qdev_init(DEVICE(&ns->ide[0]));
171 if (ret < 0) {
172 return ret;
173 }
174
175 sysbus_dev = SYS_BUS_DEVICE(&ns->ide[1]);
176 sysbus_connect_irq(sysbus_dev, 0, ns->irqs[2]);
177 sysbus_connect_irq(sysbus_dev, 1, ns->irqs[3]);
178 macio_ide_register_dma(&ns->ide[0], s->dbdma, 0x1a);
179 ret = qdev_init(DEVICE(&ns->ide[1]));
180 if (ret < 0) {
181 return ret;
182 }
183
d037834a
AF
184 return 0;
185}
186
07a7484e
AF
187static void macio_newworld_init(Object *obj)
188{
189 MacIOState *s = MACIO(obj);
190 NewWorldMacIOState *ns = NEWWORLD_MACIO(obj);
191 int i;
192 gchar *name;
193
194 qdev_init_gpio_out(DEVICE(obj), ns->irqs, ARRAY_SIZE(ns->irqs));
195
196 for (i = 0; i < 2; i++) {
197 object_initialize(&ns->ide[i], TYPE_MACIO_IDE);
198 qdev_set_parent_bus(DEVICE(&ns->ide[i]), sysbus_get_default());
199 memory_region_add_subregion(&s->bar, 0x1f000 + ((i + 1) * 0x1000),
200 &ns->ide[i].mem);
201 name = g_strdup_printf("ide[%i]", i);
202 object_property_add_child(obj, name, OBJECT(&ns->ide[i]), NULL);
203 g_free(name);
204 }
205}
206
fcf1bbab
AF
207static void macio_instance_init(Object *obj)
208{
209 MacIOState *s = MACIO(obj);
07a7484e 210 MemoryRegion *dbdma_mem;
fcf1bbab
AF
211
212 memory_region_init(&s->bar, "macio", 0x80000);
07a7484e
AF
213
214 s->dbdma = DBDMA_init(&dbdma_mem);
215 memory_region_add_subregion(&s->bar, 0x08000, dbdma_mem);
fcf1bbab
AF
216}
217
d037834a
AF
218static void macio_oldworld_class_init(ObjectClass *oc, void *data)
219{
220 PCIDeviceClass *pdc = PCI_DEVICE_CLASS(oc);
221
222 pdc->init = macio_oldworld_initfn;
223 pdc->device_id = PCI_DEVICE_ID_APPLE_343S1201;
224}
225
226static void macio_newworld_class_init(ObjectClass *oc, void *data)
227{
228 PCIDeviceClass *pdc = PCI_DEVICE_CLASS(oc);
229
230 pdc->init = macio_newworld_initfn;
231 pdc->device_id = PCI_DEVICE_ID_APPLE_UNI_N_KEYL;
232}
233
40021f08
AL
234static void macio_class_init(ObjectClass *klass, void *data)
235{
236 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
237
40021f08
AL
238 k->vendor_id = PCI_VENDOR_ID_APPLE;
239 k->class_id = PCI_CLASS_OTHERS << 8;
240}
241
d037834a
AF
242static const TypeInfo macio_oldworld_type_info = {
243 .name = TYPE_OLDWORLD_MACIO,
244 .parent = TYPE_MACIO,
95ed3b7c
AF
245 .instance_size = sizeof(OldWorldMacIOState),
246 .instance_init = macio_oldworld_init,
d037834a
AF
247 .class_init = macio_oldworld_class_init,
248};
249
250static const TypeInfo macio_newworld_type_info = {
251 .name = TYPE_NEWWORLD_MACIO,
252 .parent = TYPE_MACIO,
07a7484e
AF
253 .instance_size = sizeof(NewWorldMacIOState),
254 .instance_init = macio_newworld_init,
d037834a
AF
255 .class_init = macio_newworld_class_init,
256};
257
fcf1bbab
AF
258static const TypeInfo macio_type_info = {
259 .name = TYPE_MACIO,
39bffca2
AL
260 .parent = TYPE_PCI_DEVICE,
261 .instance_size = sizeof(MacIOState),
fcf1bbab 262 .instance_init = macio_instance_init,
d037834a 263 .abstract = true,
39bffca2 264 .class_init = macio_class_init,
d8c51b05
AL
265};
266
83f7d43a 267static void macio_register_types(void)
d8c51b05 268{
fcf1bbab 269 type_register_static(&macio_type_info);
d037834a
AF
270 type_register_static(&macio_oldworld_type_info);
271 type_register_static(&macio_newworld_type_info);
d8c51b05
AL
272}
273
83f7d43a 274type_init(macio_register_types)
d8c51b05 275
d037834a 276void macio_init(PCIDevice *d,
07a7484e 277 MemoryRegion *pic_mem,
95ed3b7c 278 MemoryRegion *cuda_mem,
d037834a 279 MemoryRegion *escc_mem)
3cbee15b 280{
d037834a 281 MacIOState *macio_state = MACIO(d);
3cbee15b 282
23c5e4ca 283 macio_state->pic_mem = pic_mem;
23c5e4ca
AK
284 macio_state->cuda_mem = cuda_mem;
285 macio_state->escc_mem = escc_mem;
3cbee15b
JM
286 /* Note: this code is strongly inspirated from the corresponding code
287 in PearPC */
deb54399 288
7b925079 289 qdev_init_nofail(DEVICE(d));
3cbee15b 290}