]>
Commit | Line | Data |
---|---|---|
e16fe40c TS |
1 | /* |
2 | * QEMU/MIPS pseudo-board | |
3 | * | |
4 | * emulates a simple machine with ISA-like bus. | |
5 | * ISA IO space mapped to the 0x14000000 (PHYS) and | |
6 | * ISA memory at the 0x10000000 (PHYS, 16Mb in size). | |
7 | * All peripherial devices are attached to this "bus" with | |
8 | * the standard PC ISA addresses. | |
9 | */ | |
6af0bf9c FB |
10 | #include "vl.h" |
11 | ||
2909b29a | 12 | #ifdef TARGET_WORDS_BIGENDIAN |
6af0bf9c | 13 | #define BIOS_FILENAME "mips_bios.bin" |
f7bcd4e3 TS |
14 | #else |
15 | #define BIOS_FILENAME "mipsel_bios.bin" | |
16 | #endif | |
44cbbf18 | 17 | |
60aa19ab | 18 | #ifdef TARGET_MIPS64 |
74287114 | 19 | #define PHYS_TO_VIRT(x) ((x) | ~0x7fffffffULL) |
5dc4b744 | 20 | #else |
74287114 | 21 | #define PHYS_TO_VIRT(x) ((x) | ~0x7fffffffU) |
5dc4b744 | 22 | #endif |
6af0bf9c | 23 | |
5dc4b744 | 24 | #define VIRT_TO_PHYS_ADDEND (-((int64_t)(int32_t)0x80000000)) |
66a93e0f | 25 | |
58126404 PB |
26 | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
27 | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; | |
28 | static const int ide_irq[2] = { 14, 15 }; | |
29 | ||
eddbd288 TS |
30 | static int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 }; |
31 | static int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 }; | |
32 | ||
6af0bf9c FB |
33 | extern FILE *logfile; |
34 | ||
e16fe40c | 35 | static PITState *pit; /* PIT i8254 */ |
697584ab | 36 | |
e16fe40c TS |
37 | /*i8254 PIT is attached to the IRQ0 at PIC i8259 */ |
38 | /*The PIC is attached to the MIPS CPU INT0 pin */ | |
73133662 | 39 | static void pic_irq_request(void *opaque, int level) |
6af0bf9c | 40 | { |
4de9b249 | 41 | cpu_mips_irq_request(opaque, 2, level); |
6af0bf9c FB |
42 | } |
43 | ||
6ae81775 TS |
44 | static void mips_qemu_writel (void *opaque, target_phys_addr_t addr, |
45 | uint32_t val) | |
46 | { | |
47 | if ((addr & 0xffff) == 0 && val == 42) | |
48 | qemu_system_reset_request (); | |
49 | else if ((addr & 0xffff) == 4 && val == 42) | |
50 | qemu_system_shutdown_request (); | |
51 | } | |
52 | ||
53 | static uint32_t mips_qemu_readl (void *opaque, target_phys_addr_t addr) | |
54 | { | |
55 | return 0; | |
56 | } | |
57 | ||
58 | static CPUWriteMemoryFunc *mips_qemu_write[] = { | |
59 | &mips_qemu_writel, | |
60 | &mips_qemu_writel, | |
61 | &mips_qemu_writel, | |
62 | }; | |
63 | ||
64 | static CPUReadMemoryFunc *mips_qemu_read[] = { | |
65 | &mips_qemu_readl, | |
66 | &mips_qemu_readl, | |
67 | &mips_qemu_readl, | |
68 | }; | |
69 | ||
70 | static int mips_qemu_iomemtype = 0; | |
71 | ||
72 | void load_kernel (CPUState *env, int ram_size, const char *kernel_filename, | |
73 | const char *kernel_cmdline, | |
74 | const char *initrd_filename) | |
75 | { | |
74287114 | 76 | int64_t entry, kernel_low, kernel_high; |
6ae81775 | 77 | long kernel_size, initrd_size; |
74287114 | 78 | ram_addr_t initrd_offset; |
6ae81775 | 79 | |
74287114 TS |
80 | kernel_size = load_elf(kernel_filename, VIRT_TO_PHYS_ADDEND, |
81 | &entry, &kernel_low, &kernel_high); | |
c570fd16 TS |
82 | if (kernel_size >= 0) { |
83 | if ((entry & ~0x7fffffffULL) == 0x80000000) | |
5dc4b744 | 84 | entry = (int32_t)entry; |
6ae81775 | 85 | env->PC = entry; |
c570fd16 | 86 | } else { |
9042c0e2 TS |
87 | fprintf(stderr, "qemu: could not load kernel '%s'\n", |
88 | kernel_filename); | |
89 | exit(1); | |
6ae81775 TS |
90 | } |
91 | ||
92 | /* load initrd */ | |
93 | initrd_size = 0; | |
74287114 | 94 | initrd_offset = 0; |
6ae81775 | 95 | if (initrd_filename) { |
74287114 TS |
96 | initrd_size = get_image_size (initrd_filename); |
97 | if (initrd_size > 0) { | |
98 | initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK; | |
99 | if (initrd_offset + initrd_size > ram_size) { | |
100 | fprintf(stderr, | |
101 | "qemu: memory too small for initial ram disk '%s'\n", | |
102 | initrd_filename); | |
103 | exit(1); | |
104 | } | |
105 | initrd_size = load_image(initrd_filename, | |
106 | phys_ram_base + initrd_offset); | |
107 | } | |
6ae81775 TS |
108 | if (initrd_size == (target_ulong) -1) { |
109 | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n", | |
110 | initrd_filename); | |
111 | exit(1); | |
112 | } | |
113 | } | |
114 | ||
115 | /* Store command line. */ | |
116 | if (initrd_size > 0) { | |
117 | int ret; | |
118 | ret = sprintf(phys_ram_base + (16 << 20) - 256, | |
3594c774 | 119 | "rd_start=0x" TARGET_FMT_lx " rd_size=%li ", |
74287114 | 120 | PHYS_TO_VIRT((uint32_t)initrd_offset), |
6ae81775 TS |
121 | initrd_size); |
122 | strcpy (phys_ram_base + (16 << 20) - 256 + ret, kernel_cmdline); | |
123 | } | |
124 | else { | |
125 | strcpy (phys_ram_base + (16 << 20) - 256, kernel_cmdline); | |
126 | } | |
127 | ||
44cbbf18 TS |
128 | *(int32_t *)(phys_ram_base + (16 << 20) - 260) = tswap32 (0x12345678); |
129 | *(int32_t *)(phys_ram_base + (16 << 20) - 264) = tswap32 (ram_size); | |
6ae81775 TS |
130 | } |
131 | ||
132 | static void main_cpu_reset(void *opaque) | |
133 | { | |
134 | CPUState *env = opaque; | |
135 | cpu_reset(env); | |
136 | ||
137 | if (env->kernel_filename) | |
138 | load_kernel (env, env->ram_size, env->kernel_filename, | |
139 | env->kernel_cmdline, env->initrd_filename); | |
140 | } | |
66a93e0f | 141 | |
70705261 | 142 | static |
6af0bf9c FB |
143 | void mips_r4k_init (int ram_size, int vga_ram_size, int boot_device, |
144 | DisplayState *ds, const char **fd_filename, int snapshot, | |
145 | const char *kernel_filename, const char *kernel_cmdline, | |
94fc95cd | 146 | const char *initrd_filename, const char *cpu_model) |
6af0bf9c FB |
147 | { |
148 | char buf[1024]; | |
6af0bf9c | 149 | unsigned long bios_offset; |
f7bcd4e3 | 150 | int bios_size; |
c68ea704 | 151 | CPUState *env; |
153a08db | 152 | RTCState *rtc_state; |
58126404 | 153 | int i; |
33d68b5f | 154 | mips_def_t *def; |
c68ea704 | 155 | |
33d68b5f TS |
156 | /* init CPUs */ |
157 | if (cpu_model == NULL) { | |
60aa19ab | 158 | #ifdef TARGET_MIPS64 |
33d68b5f TS |
159 | cpu_model = "R4000"; |
160 | #else | |
161 | cpu_model = "4KEc"; | |
162 | #endif | |
163 | } | |
164 | if (mips_find_by_name(cpu_model, &def) != 0) | |
165 | def = NULL; | |
c68ea704 | 166 | env = cpu_init(); |
33d68b5f | 167 | cpu_mips_register(env, def); |
c68ea704 | 168 | register_savevm("cpu", 0, 3, cpu_save, cpu_load, env); |
6ae81775 | 169 | qemu_register_reset(main_cpu_reset, env); |
c68ea704 | 170 | |
6af0bf9c FB |
171 | /* allocate RAM */ |
172 | cpu_register_physical_memory(0, ram_size, IO_MEM_RAM); | |
66a93e0f | 173 | |
6ae81775 TS |
174 | if (!mips_qemu_iomemtype) { |
175 | mips_qemu_iomemtype = cpu_register_io_memory(0, mips_qemu_read, | |
33d68b5f | 176 | mips_qemu_write, NULL); |
6ae81775 TS |
177 | } |
178 | cpu_register_physical_memory(0x1fbf0000, 0x10000, mips_qemu_iomemtype); | |
179 | ||
66a93e0f FB |
180 | /* Try to load a BIOS image. If this fails, we continue regardless, |
181 | but initialize the hardware ourselves. When a kernel gets | |
182 | preloaded we also initialize the hardware, since the BIOS wasn't | |
183 | run. */ | |
6af0bf9c FB |
184 | bios_offset = ram_size + vga_ram_size; |
185 | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, BIOS_FILENAME); | |
f7bcd4e3 | 186 | bios_size = load_image(buf, phys_ram_base + bios_offset); |
2909b29a | 187 | if ((bios_size > 0) && (bios_size <= BIOS_SIZE)) { |
44cbbf18 | 188 | cpu_register_physical_memory(0x1fc00000, |
66a93e0f | 189 | BIOS_SIZE, bios_offset | IO_MEM_ROM); |
66a93e0f FB |
190 | } else { |
191 | /* not fatal */ | |
192 | fprintf(stderr, "qemu: Warning, could not load MIPS bios '%s'\n", | |
193 | buf); | |
6af0bf9c | 194 | } |
66a93e0f | 195 | |
66a93e0f | 196 | if (kernel_filename) { |
6ae81775 TS |
197 | load_kernel (env, ram_size, kernel_filename, kernel_cmdline, |
198 | initrd_filename); | |
199 | env->ram_size = ram_size; | |
200 | env->kernel_filename = kernel_filename; | |
201 | env->kernel_cmdline = kernel_cmdline; | |
202 | env->initrd_filename = initrd_filename; | |
6af0bf9c | 203 | } |
6af0bf9c | 204 | |
e16fe40c | 205 | /* Init CPU internal devices */ |
c68ea704 | 206 | cpu_mips_clock_init(env); |
6af0bf9c FB |
207 | cpu_mips_irqctrl_init(); |
208 | ||
afdfa781 TS |
209 | rtc_state = rtc_init(0x70, 8); |
210 | ||
0699b548 | 211 | /* Register 64 KB of ISA IO space at 0x14000000 */ |
aef445bd | 212 | isa_mmio_init(0x14000000, 0x00010000); |
0699b548 FB |
213 | isa_mem_base = 0x10000000; |
214 | ||
c68ea704 | 215 | isa_pic = pic_init(pic_irq_request, env); |
697584ab | 216 | pit = pit_init(0x40, 0); |
afdfa781 | 217 | |
eddbd288 TS |
218 | for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
219 | if (serial_hds[i]) { | |
220 | serial_init(&pic_set_irq_new, isa_pic, | |
221 | serial_io[i], serial_irq[i], serial_hds[i]); | |
222 | } | |
223 | } | |
224 | ||
89b6b508 FB |
225 | isa_vga_init(ds, phys_ram_base + ram_size, ram_size, |
226 | vga_ram_size); | |
9827e95c | 227 | |
a41b2ff2 PB |
228 | if (nd_table[0].vlan) { |
229 | if (nd_table[0].model == NULL | |
230 | || strcmp(nd_table[0].model, "ne2k_isa") == 0) { | |
231 | isa_ne2000_init(0x300, 9, &nd_table[0]); | |
232 | } else { | |
233 | fprintf(stderr, "qemu: Unsupported NIC: %s\n", nd_table[0].model); | |
234 | exit (1); | |
235 | } | |
236 | } | |
58126404 PB |
237 | |
238 | for(i = 0; i < 2; i++) | |
239 | isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], | |
240 | bs_table[2 * i], bs_table[2 * i + 1]); | |
70705261 TS |
241 | |
242 | kbd_init(); | |
9542611a | 243 | ds1225y_init(0x9000, "nvram"); |
6af0bf9c FB |
244 | } |
245 | ||
246 | QEMUMachine mips_machine = { | |
247 | "mips", | |
248 | "mips r4k platform", | |
249 | mips_r4k_init, | |
250 | }; |