]> git.proxmox.com Git - qemu.git/blame - hw/palm.c
Teach mmap to not overwrite reserved pages and fix brk return value (Richard Purdie).
[qemu.git] / hw / palm.c
CommitLineData
c3d2689d
AZ
1/*
2 * PalmOne's (TM) PDAs.
3 *
4 * Copyright (C) 2006-2007 Andrzej Zaborowski <balrog@zabor.org>
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
827df9f3
AZ
8 * published by the Free Software Foundation; either version 2 or
9 * (at your option) version 3 of the License.
c3d2689d
AZ
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
19 * MA 02111-1307 USA
20 */
87ecb68b
PB
21#include "hw.h"
22#include "audio/audio.h"
23#include "sysemu.h"
24#include "console.h"
25#include "omap.h"
26#include "boards.h"
27#include "arm-misc.h"
827df9f3 28#include "devices.h"
c3d2689d
AZ
29
30static uint32_t static_readb(void *opaque, target_phys_addr_t offset)
31{
32 uint32_t *val = (uint32_t *) opaque;
33 return *val >> ((offset & 3) << 3);
34}
35
827df9f3
AZ
36static uint32_t static_readh(void *opaque, target_phys_addr_t offset)
37{
c3d2689d
AZ
38 uint32_t *val = (uint32_t *) opaque;
39 return *val >> ((offset & 1) << 3);
40}
41
827df9f3
AZ
42static uint32_t static_readw(void *opaque, target_phys_addr_t offset)
43{
c3d2689d
AZ
44 uint32_t *val = (uint32_t *) opaque;
45 return *val >> ((offset & 0) << 3);
46}
47
48static void static_write(void *opaque, target_phys_addr_t offset,
d951f6ff
AZ
49 uint32_t value)
50{
c3d2689d
AZ
51#ifdef SPY
52 printf("%s: value %08lx written at " PA_FMT "\n",
53 __FUNCTION__, value, offset);
54#endif
55}
56
57static CPUReadMemoryFunc *static_readfn[] = {
58 static_readb,
59 static_readh,
60 static_readw,
61};
62
63static CPUWriteMemoryFunc *static_writefn[] = {
64 static_write,
65 static_write,
66 static_write,
67};
68
69/* Palm Tunsgten|E support */
8e129e07
AZ
70
71/* Shared GPIOs */
72#define PALMTE_USBDETECT_GPIO 0
73#define PALMTE_USB_OR_DC_GPIO 1
74#define PALMTE_TSC_GPIO 4
75#define PALMTE_PINTDAV_GPIO 6
76#define PALMTE_MMC_WP_GPIO 8
77#define PALMTE_MMC_POWER_GPIO 9
78#define PALMTE_HDQ_GPIO 11
79#define PALMTE_HEADPHONES_GPIO 14
80#define PALMTE_SPEAKER_GPIO 15
81/* MPU private GPIOs */
82#define PALMTE_DC_GPIO 2
83#define PALMTE_MMC_SWITCH_GPIO 4
84#define PALMTE_MMC1_GPIO 6
85#define PALMTE_MMC2_GPIO 7
86#define PALMTE_MMC3_GPIO 11
87
c3d2689d
AZ
88static void palmte_microwire_setup(struct omap_mpu_state_s *cpu)
89{
d8f699cb
AZ
90 struct uwire_slave_s *tsc;
91 AudioState *audio = 0;
92
93#ifdef HAS_AUDIO
94 audio = AUD_init();
95#endif
96
97 tsc = tsc2102_init(omap_gpio_in_get(cpu->gpio)[PALMTE_PINTDAV_GPIO],
98 audio);
99
100 omap_uwire_attach(cpu->microwire, tsc, 0);
101 omap_mcbsp_i2s_attach(cpu->mcbsp1, tsc210x_codec(tsc));
c3d2689d
AZ
102}
103
38a34e1d
AZ
104static struct {
105 int row;
106 int column;
107} palmte_keymap[0x80] = {
108 [0 ... 0x7f] = { -1, -1 },
109 [0x3b] = { 0, 0 }, /* F1 -> Calendar */
110 [0x3c] = { 1, 0 }, /* F2 -> Contacts */
111 [0x3d] = { 2, 0 }, /* F3 -> Tasks List */
112 [0x3e] = { 3, 0 }, /* F4 -> Note Pad */
113 [0x01] = { 4, 0 }, /* Esc -> Power */
114 [0x4b] = { 0, 1 }, /* Left */
115 [0x50] = { 1, 1 }, /* Down */
116 [0x48] = { 2, 1 }, /* Up */
117 [0x4d] = { 3, 1 }, /* Right */
118 [0x4c] = { 4, 1 }, /* Centre */
119 [0x39] = { 4, 1 }, /* Spc -> Centre */
120};
121
122static void palmte_button_event(void *opaque, int keycode)
123{
124 struct omap_mpu_state_s *cpu = (struct omap_mpu_state_s *) opaque;
125
126 if (palmte_keymap[keycode & 0x7f].row != -1)
127 omap_mpuio_key(cpu->mpuio,
128 palmte_keymap[keycode & 0x7f].row,
129 palmte_keymap[keycode & 0x7f].column,
130 !(keycode & 0x80));
131}
132
7fc42b4b
AZ
133static void palmte_onoff_gpios(void *opaque, int line, int level)
134{
135 switch (line) {
136 case 0:
137 printf("%s: current to MMC/SD card %sabled.\n",
138 __FUNCTION__, level ? "dis" : "en");
139 break;
140 case 1:
141 printf("%s: internal speaker amplifier %s.\n",
142 __FUNCTION__, level ? "down" : "on");
143 break;
144
145 /* These LCD & Audio output signals have not been identified yet. */
146 case 2:
147 case 3:
148 case 4:
149 printf("%s: LCD GPIO%i %s.\n",
150 __FUNCTION__, line - 1, level ? "high" : "low");
151 break;
152 case 5:
153 case 6:
154 printf("%s: Audio GPIO%i %s.\n",
155 __FUNCTION__, line - 4, level ? "high" : "low");
156 break;
157 }
158}
159
160static void palmte_gpio_setup(struct omap_mpu_state_s *cpu)
161{
162 qemu_irq *misc_gpio;
163
164 omap_mmc_handlers(cpu->mmc,
165 omap_gpio_in_get(cpu->gpio)[PALMTE_MMC_WP_GPIO],
166 qemu_irq_invert(omap_mpuio_in_get(cpu->mpuio)
167 [PALMTE_MMC_SWITCH_GPIO]));
168
169 misc_gpio = qemu_allocate_irqs(palmte_onoff_gpios, cpu, 7);
170 omap_gpio_out_set(cpu->gpio, PALMTE_MMC_POWER_GPIO, misc_gpio[0]);
171 omap_gpio_out_set(cpu->gpio, PALMTE_SPEAKER_GPIO, misc_gpio[1]);
172 omap_gpio_out_set(cpu->gpio, 11, misc_gpio[2]);
173 omap_gpio_out_set(cpu->gpio, 12, misc_gpio[3]);
174 omap_gpio_out_set(cpu->gpio, 13, misc_gpio[4]);
175 omap_mpuio_out_set(cpu->mpuio, 1, misc_gpio[5]);
176 omap_mpuio_out_set(cpu->mpuio, 3, misc_gpio[6]);
177
178 /* Reset some inputs to initial state. */
179 qemu_irq_lower(omap_gpio_in_get(cpu->gpio)[PALMTE_USBDETECT_GPIO]);
180 qemu_irq_lower(omap_gpio_in_get(cpu->gpio)[PALMTE_USB_OR_DC_GPIO]);
181 qemu_irq_lower(omap_gpio_in_get(cpu->gpio)[4]);
182 qemu_irq_lower(omap_gpio_in_get(cpu->gpio)[PALMTE_HEADPHONES_GPIO]);
183 qemu_irq_lower(omap_mpuio_in_get(cpu->mpuio)[PALMTE_DC_GPIO]);
184 qemu_irq_raise(omap_mpuio_in_get(cpu->mpuio)[6]);
185 qemu_irq_raise(omap_mpuio_in_get(cpu->mpuio)[7]);
186 qemu_irq_raise(omap_mpuio_in_get(cpu->mpuio)[11]);
187}
188
f93eb9ff
AZ
189static struct arm_boot_info palmte_binfo = {
190 .loader_start = OMAP_EMIFF_BASE,
191 .ram_size = 0x02000000,
192 .board_id = 0x331,
193};
194
03875444 195static void palmte_init(int ram_size, int vga_ram_size,
6ac0e82d 196 const char *boot_device, DisplayState *ds,
c3d2689d
AZ
197 const char *kernel_filename, const char *kernel_cmdline,
198 const char *initrd_filename, const char *cpu_model)
199{
200 struct omap_mpu_state_s *cpu;
201 int flash_size = 0x00800000;
f93eb9ff 202 int sdram_size = palmte_binfo.ram_size;
c3d2689d
AZ
203 int io;
204 static uint32_t cs0val = 0xffffffff;
205 static uint32_t cs1val = 0x0000e1a0;
206 static uint32_t cs2val = 0x0000e1a0;
207 static uint32_t cs3val = 0xe1a0e1a0;
208 ram_addr_t phys_flash;
209 int rom_size, rom_loaded = 0;
210
211 if (ram_size < flash_size + sdram_size + OMAP15XX_SRAM_SIZE) {
212 fprintf(stderr, "This architecture uses %i bytes of memory\n",
213 flash_size + sdram_size + OMAP15XX_SRAM_SIZE);
214 exit(1);
215 }
216
217 cpu = omap310_mpu_init(sdram_size, ds, cpu_model);
218
219 /* External Flash (EMIFS) */
220 cpu_register_physical_memory(OMAP_CS0_BASE, flash_size,
221 (phys_flash = qemu_ram_alloc(flash_size)) | IO_MEM_ROM);
222
223 io = cpu_register_io_memory(0, static_readfn, static_writefn, &cs0val);
224 cpu_register_physical_memory(OMAP_CS0_BASE + flash_size,
225 OMAP_CS0_SIZE - flash_size, io);
226 io = cpu_register_io_memory(0, static_readfn, static_writefn, &cs1val);
227 cpu_register_physical_memory(OMAP_CS1_BASE, OMAP_CS1_SIZE, io);
228 io = cpu_register_io_memory(0, static_readfn, static_writefn, &cs2val);
229 cpu_register_physical_memory(OMAP_CS2_BASE, OMAP_CS2_SIZE, io);
230 io = cpu_register_io_memory(0, static_readfn, static_writefn, &cs3val);
231 cpu_register_physical_memory(OMAP_CS3_BASE, OMAP_CS3_SIZE, io);
232
233 palmte_microwire_setup(cpu);
234
38a34e1d
AZ
235 qemu_add_kbd_event_handler(palmte_button_event, cpu);
236
7fc42b4b 237 palmte_gpio_setup(cpu);
8e129e07 238
c3d2689d
AZ
239 /* Setup initial (reset) machine state */
240 if (nb_option_roms) {
241 rom_size = get_image_size(option_rom[0]);
242 if (rom_size > flash_size)
243 fprintf(stderr, "%s: ROM image too big (%x > %x)\n",
244 __FUNCTION__, rom_size, flash_size);
245 else if (rom_size > 0 && load_image(option_rom[0],
246 phys_ram_base + phys_flash) > 0) {
247 rom_loaded = 1;
248 cpu->env->regs[15] = 0x00000000;
249 } else
250 fprintf(stderr, "%s: error loading '%s'\n",
251 __FUNCTION__, option_rom[0]);
252 }
253
254 if (!rom_loaded && !kernel_filename) {
255 fprintf(stderr, "Kernel or ROM image must be specified\n");
256 exit(1);
257 }
258
259 /* Load the kernel. */
260 if (kernel_filename) {
261 /* Start at bootloader. */
f93eb9ff 262 cpu->env->regs[15] = palmte_binfo.loader_start;
c3d2689d 263
f93eb9ff
AZ
264 palmte_binfo.kernel_filename = kernel_filename;
265 palmte_binfo.kernel_cmdline = kernel_cmdline;
266 palmte_binfo.initrd_filename = initrd_filename;
267 arm_load_kernel(cpu->env, &palmte_binfo);
c3d2689d
AZ
268 }
269
270 dpy_resize(ds, 320, 320);
271}
272
273QEMUMachine palmte_machine = {
274 "cheetah",
275 "Palm Tungsten|E aka. Cheetah PDA (OMAP310)",
276 palmte_init,
7fb4fdcf 277 (0x02000000 + 0x00800000 + OMAP15XX_SRAM_SIZE) | RAMSIZE_FIXED,
c3d2689d 278};