]>
Commit | Line | Data |
---|---|---|
80cabfad FB |
1 | /* |
2 | * QEMU PC System Emulator | |
5fafdf24 | 3 | * |
80cabfad | 4 | * Copyright (c) 2003-2004 Fabrice Bellard |
5fafdf24 | 5 | * |
80cabfad FB |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
87ecb68b PB |
24 | #include "hw.h" |
25 | #include "pc.h" | |
26 | #include "fdc.h" | |
27 | #include "pci.h" | |
18e08a55 MT |
28 | #include "vmware_vga.h" |
29 | #include "usb-uhci.h" | |
30 | #include "usb-ohci.h" | |
31 | #include "prep_pci.h" | |
32 | #include "apb_pci.h" | |
87ecb68b PB |
33 | #include "block.h" |
34 | #include "sysemu.h" | |
35 | #include "audio/audio.h" | |
36 | #include "net.h" | |
37 | #include "smbus.h" | |
38 | #include "boards.h" | |
376253ec | 39 | #include "monitor.h" |
3cce6243 | 40 | #include "fw_cfg.h" |
16b29ae1 | 41 | #include "hpet_emul.h" |
9dd986cc | 42 | #include "watchdog.h" |
b6f6e3d3 | 43 | #include "smbios.h" |
ec82026c | 44 | #include "ide.h" |
ca20cf32 BS |
45 | #include "loader.h" |
46 | #include "elf.h" | |
52001445 | 47 | #include "multiboot.h" |
80cabfad | 48 | |
b41a2cd1 FB |
49 | /* output Bochs bios info messages */ |
50 | //#define DEBUG_BIOS | |
51 | ||
80cabfad | 52 | #define BIOS_FILENAME "bios.bin" |
80cabfad | 53 | |
7fb4fdcf AZ |
54 | #define PC_MAX_BIOS_SIZE (4 * 1024 * 1024) |
55 | ||
a80274c3 PB |
56 | /* Leave a chunk of memory at the top of RAM for the BIOS ACPI tables. */ |
57 | #define ACPI_DATA_SIZE 0x10000 | |
3cce6243 | 58 | #define BIOS_CFG_IOPORT 0x510 |
8a92ea2f | 59 | #define FW_CFG_ACPI_TABLES (FW_CFG_ARCH_LOCAL + 0) |
b6f6e3d3 | 60 | #define FW_CFG_SMBIOS_ENTRIES (FW_CFG_ARCH_LOCAL + 1) |
6b35e7bf | 61 | #define FW_CFG_IRQ0_OVERRIDE (FW_CFG_ARCH_LOCAL + 2) |
4c5b10b7 | 62 | #define FW_CFG_E820_TABLE (FW_CFG_ARCH_LOCAL + 3) |
80cabfad | 63 | |
e4bcb14c TS |
64 | #define MAX_IDE_BUS 2 |
65 | ||
5c02c033 | 66 | static FDCtrl *floppy_controller; |
b0a21b53 | 67 | static RTCState *rtc_state; |
ec844b96 | 68 | static PITState *pit; |
0a3bacf3 | 69 | static PCII440FXState *i440fx_state; |
80cabfad | 70 | |
4c5b10b7 JS |
71 | #define E820_NR_ENTRIES 16 |
72 | ||
73 | struct e820_entry { | |
74 | uint64_t address; | |
75 | uint64_t length; | |
76 | uint32_t type; | |
77 | }; | |
78 | ||
79 | struct e820_table { | |
80 | uint32_t count; | |
81 | struct e820_entry entry[E820_NR_ENTRIES]; | |
82 | }; | |
83 | ||
84 | static struct e820_table e820_table; | |
85 | ||
1452411b AK |
86 | typedef struct isa_irq_state { |
87 | qemu_irq *i8259; | |
1632dc6a | 88 | qemu_irq *ioapic; |
1452411b AK |
89 | } IsaIrqState; |
90 | ||
91 | static void isa_irq_handler(void *opaque, int n, int level) | |
92 | { | |
93 | IsaIrqState *isa = (IsaIrqState *)opaque; | |
94 | ||
1632dc6a AK |
95 | if (n < 16) { |
96 | qemu_set_irq(isa->i8259[n], level); | |
97 | } | |
2c8d9340 GH |
98 | if (isa->ioapic) |
99 | qemu_set_irq(isa->ioapic[n], level); | |
1632dc6a | 100 | }; |
1452411b | 101 | |
b41a2cd1 | 102 | static void ioport80_write(void *opaque, uint32_t addr, uint32_t data) |
80cabfad FB |
103 | { |
104 | } | |
105 | ||
f929aad6 | 106 | /* MSDOS compatibility mode FPU exception support */ |
d537cf6c | 107 | static qemu_irq ferr_irq; |
f929aad6 FB |
108 | /* XXX: add IGNNE support */ |
109 | void cpu_set_ferr(CPUX86State *s) | |
110 | { | |
d537cf6c | 111 | qemu_irq_raise(ferr_irq); |
f929aad6 FB |
112 | } |
113 | ||
114 | static void ioportF0_write(void *opaque, uint32_t addr, uint32_t data) | |
115 | { | |
d537cf6c | 116 | qemu_irq_lower(ferr_irq); |
f929aad6 FB |
117 | } |
118 | ||
28ab0e2e | 119 | /* TSC handling */ |
28ab0e2e FB |
120 | uint64_t cpu_get_tsc(CPUX86State *env) |
121 | { | |
4a1418e0 | 122 | return cpu_get_ticks(); |
28ab0e2e FB |
123 | } |
124 | ||
a5954d5c FB |
125 | /* SMM support */ |
126 | void cpu_smm_update(CPUState *env) | |
127 | { | |
128 | if (i440fx_state && env == first_cpu) | |
129 | i440fx_set_smm(i440fx_state, (env->hflags >> HF_SMM_SHIFT) & 1); | |
130 | } | |
131 | ||
132 | ||
3de388f6 FB |
133 | /* IRQ handling */ |
134 | int cpu_get_pic_interrupt(CPUState *env) | |
135 | { | |
136 | int intno; | |
137 | ||
3de388f6 FB |
138 | intno = apic_get_interrupt(env); |
139 | if (intno >= 0) { | |
140 | /* set irq request if a PIC irq is still pending */ | |
141 | /* XXX: improve that */ | |
5fafdf24 | 142 | pic_update_irq(isa_pic); |
3de388f6 FB |
143 | return intno; |
144 | } | |
3de388f6 | 145 | /* read the irq from the PIC */ |
0e21e12b TS |
146 | if (!apic_accept_pic_intr(env)) |
147 | return -1; | |
148 | ||
3de388f6 FB |
149 | intno = pic_read_irq(isa_pic); |
150 | return intno; | |
151 | } | |
152 | ||
d537cf6c | 153 | static void pic_irq_request(void *opaque, int irq, int level) |
3de388f6 | 154 | { |
a5b38b51 AJ |
155 | CPUState *env = first_cpu; |
156 | ||
d5529471 AJ |
157 | if (env->apic_state) { |
158 | while (env) { | |
159 | if (apic_accept_pic_intr(env)) | |
1a7de94a | 160 | apic_deliver_pic_intr(env, level); |
d5529471 AJ |
161 | env = env->next_cpu; |
162 | } | |
163 | } else { | |
b614106a AJ |
164 | if (level) |
165 | cpu_interrupt(env, CPU_INTERRUPT_HARD); | |
166 | else | |
167 | cpu_reset_interrupt(env, CPU_INTERRUPT_HARD); | |
a5b38b51 | 168 | } |
3de388f6 FB |
169 | } |
170 | ||
b0a21b53 FB |
171 | /* PC cmos mappings */ |
172 | ||
80cabfad FB |
173 | #define REG_EQUIPMENT_BYTE 0x14 |
174 | ||
777428f2 FB |
175 | static int cmos_get_fd_drive_type(int fd0) |
176 | { | |
177 | int val; | |
178 | ||
179 | switch (fd0) { | |
180 | case 0: | |
181 | /* 1.44 Mb 3"5 drive */ | |
182 | val = 4; | |
183 | break; | |
184 | case 1: | |
185 | /* 2.88 Mb 3"5 drive */ | |
186 | val = 5; | |
187 | break; | |
188 | case 2: | |
189 | /* 1.2 Mb 5"5 drive */ | |
190 | val = 2; | |
191 | break; | |
192 | default: | |
193 | val = 0; | |
194 | break; | |
195 | } | |
196 | return val; | |
197 | } | |
198 | ||
5fafdf24 | 199 | static void cmos_init_hd(int type_ofs, int info_ofs, BlockDriverState *hd) |
ba6c2377 FB |
200 | { |
201 | RTCState *s = rtc_state; | |
202 | int cylinders, heads, sectors; | |
203 | bdrv_get_geometry_hint(hd, &cylinders, &heads, §ors); | |
204 | rtc_set_memory(s, type_ofs, 47); | |
205 | rtc_set_memory(s, info_ofs, cylinders); | |
206 | rtc_set_memory(s, info_ofs + 1, cylinders >> 8); | |
207 | rtc_set_memory(s, info_ofs + 2, heads); | |
208 | rtc_set_memory(s, info_ofs + 3, 0xff); | |
209 | rtc_set_memory(s, info_ofs + 4, 0xff); | |
210 | rtc_set_memory(s, info_ofs + 5, 0xc0 | ((heads > 8) << 3)); | |
211 | rtc_set_memory(s, info_ofs + 6, cylinders); | |
212 | rtc_set_memory(s, info_ofs + 7, cylinders >> 8); | |
213 | rtc_set_memory(s, info_ofs + 8, sectors); | |
214 | } | |
215 | ||
6ac0e82d AZ |
216 | /* convert boot_device letter to something recognizable by the bios */ |
217 | static int boot_device2nibble(char boot_device) | |
218 | { | |
219 | switch(boot_device) { | |
220 | case 'a': | |
221 | case 'b': | |
222 | return 0x01; /* floppy boot */ | |
223 | case 'c': | |
224 | return 0x02; /* hard drive boot */ | |
225 | case 'd': | |
226 | return 0x03; /* CD-ROM boot */ | |
227 | case 'n': | |
228 | return 0x04; /* Network boot */ | |
229 | } | |
230 | return 0; | |
231 | } | |
232 | ||
0ecdffbb AJ |
233 | /* copy/pasted from cmos_init, should be made a general function |
234 | and used there as well */ | |
3b4366de | 235 | static int pc_boot_set(void *opaque, const char *boot_device) |
0ecdffbb | 236 | { |
376253ec | 237 | Monitor *mon = cur_mon; |
0ecdffbb | 238 | #define PC_MAX_BOOT_DEVICES 3 |
3b4366de | 239 | RTCState *s = (RTCState *)opaque; |
0ecdffbb AJ |
240 | int nbds, bds[3] = { 0, }; |
241 | int i; | |
242 | ||
243 | nbds = strlen(boot_device); | |
244 | if (nbds > PC_MAX_BOOT_DEVICES) { | |
376253ec | 245 | monitor_printf(mon, "Too many boot devices for PC\n"); |
0ecdffbb AJ |
246 | return(1); |
247 | } | |
248 | for (i = 0; i < nbds; i++) { | |
249 | bds[i] = boot_device2nibble(boot_device[i]); | |
250 | if (bds[i] == 0) { | |
376253ec AL |
251 | monitor_printf(mon, "Invalid boot device for PC: '%c'\n", |
252 | boot_device[i]); | |
0ecdffbb AJ |
253 | return(1); |
254 | } | |
255 | } | |
256 | rtc_set_memory(s, 0x3d, (bds[1] << 4) | bds[0]); | |
257 | rtc_set_memory(s, 0x38, (bds[2] << 4)); | |
258 | return(0); | |
259 | } | |
260 | ||
ba6c2377 | 261 | /* hd_table must contain 4 block drivers */ |
c227f099 | 262 | static void cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size, |
f455e98c | 263 | const char *boot_device, DriveInfo **hd_table) |
80cabfad | 264 | { |
b0a21b53 | 265 | RTCState *s = rtc_state; |
28c5af54 | 266 | int nbds, bds[3] = { 0, }; |
80cabfad | 267 | int val; |
b41a2cd1 | 268 | int fd0, fd1, nb; |
ba6c2377 | 269 | int i; |
b0a21b53 | 270 | |
b0a21b53 | 271 | /* various important CMOS locations needed by PC/Bochs bios */ |
80cabfad FB |
272 | |
273 | /* memory size */ | |
333190eb FB |
274 | val = 640; /* base memory in K */ |
275 | rtc_set_memory(s, 0x15, val); | |
276 | rtc_set_memory(s, 0x16, val >> 8); | |
277 | ||
80cabfad FB |
278 | val = (ram_size / 1024) - 1024; |
279 | if (val > 65535) | |
280 | val = 65535; | |
b0a21b53 FB |
281 | rtc_set_memory(s, 0x17, val); |
282 | rtc_set_memory(s, 0x18, val >> 8); | |
283 | rtc_set_memory(s, 0x30, val); | |
284 | rtc_set_memory(s, 0x31, val >> 8); | |
80cabfad | 285 | |
00f82b8a AJ |
286 | if (above_4g_mem_size) { |
287 | rtc_set_memory(s, 0x5b, (unsigned int)above_4g_mem_size >> 16); | |
288 | rtc_set_memory(s, 0x5c, (unsigned int)above_4g_mem_size >> 24); | |
289 | rtc_set_memory(s, 0x5d, (uint64_t)above_4g_mem_size >> 32); | |
290 | } | |
291 | ||
9da98861 FB |
292 | if (ram_size > (16 * 1024 * 1024)) |
293 | val = (ram_size / 65536) - ((16 * 1024 * 1024) / 65536); | |
294 | else | |
295 | val = 0; | |
80cabfad FB |
296 | if (val > 65535) |
297 | val = 65535; | |
b0a21b53 FB |
298 | rtc_set_memory(s, 0x34, val); |
299 | rtc_set_memory(s, 0x35, val >> 8); | |
3b46e624 | 300 | |
298e01b6 AJ |
301 | /* set the number of CPU */ |
302 | rtc_set_memory(s, 0x5f, smp_cpus - 1); | |
303 | ||
6ac0e82d | 304 | /* set boot devices, and disable floppy signature check if requested */ |
28c5af54 JM |
305 | #define PC_MAX_BOOT_DEVICES 3 |
306 | nbds = strlen(boot_device); | |
307 | if (nbds > PC_MAX_BOOT_DEVICES) { | |
308 | fprintf(stderr, "Too many boot devices for PC\n"); | |
309 | exit(1); | |
310 | } | |
311 | for (i = 0; i < nbds; i++) { | |
312 | bds[i] = boot_device2nibble(boot_device[i]); | |
313 | if (bds[i] == 0) { | |
314 | fprintf(stderr, "Invalid boot device for PC: '%c'\n", | |
315 | boot_device[i]); | |
316 | exit(1); | |
317 | } | |
318 | } | |
319 | rtc_set_memory(s, 0x3d, (bds[1] << 4) | bds[0]); | |
320 | rtc_set_memory(s, 0x38, (bds[2] << 4) | (fd_bootchk ? 0x0 : 0x1)); | |
80cabfad | 321 | |
b41a2cd1 FB |
322 | /* floppy type */ |
323 | ||
baca51fa FB |
324 | fd0 = fdctrl_get_drive_type(floppy_controller, 0); |
325 | fd1 = fdctrl_get_drive_type(floppy_controller, 1); | |
80cabfad | 326 | |
777428f2 | 327 | val = (cmos_get_fd_drive_type(fd0) << 4) | cmos_get_fd_drive_type(fd1); |
b0a21b53 | 328 | rtc_set_memory(s, 0x10, val); |
3b46e624 | 329 | |
b0a21b53 | 330 | val = 0; |
b41a2cd1 | 331 | nb = 0; |
80cabfad FB |
332 | if (fd0 < 3) |
333 | nb++; | |
334 | if (fd1 < 3) | |
335 | nb++; | |
336 | switch (nb) { | |
337 | case 0: | |
338 | break; | |
339 | case 1: | |
b0a21b53 | 340 | val |= 0x01; /* 1 drive, ready for boot */ |
80cabfad FB |
341 | break; |
342 | case 2: | |
b0a21b53 | 343 | val |= 0x41; /* 2 drives, ready for boot */ |
80cabfad FB |
344 | break; |
345 | } | |
b0a21b53 FB |
346 | val |= 0x02; /* FPU is there */ |
347 | val |= 0x04; /* PS/2 mouse installed */ | |
348 | rtc_set_memory(s, REG_EQUIPMENT_BYTE, val); | |
349 | ||
ba6c2377 FB |
350 | /* hard drives */ |
351 | ||
352 | rtc_set_memory(s, 0x12, (hd_table[0] ? 0xf0 : 0) | (hd_table[1] ? 0x0f : 0)); | |
353 | if (hd_table[0]) | |
f455e98c | 354 | cmos_init_hd(0x19, 0x1b, hd_table[0]->bdrv); |
5fafdf24 | 355 | if (hd_table[1]) |
f455e98c | 356 | cmos_init_hd(0x1a, 0x24, hd_table[1]->bdrv); |
ba6c2377 FB |
357 | |
358 | val = 0; | |
40b6ecc6 | 359 | for (i = 0; i < 4; i++) { |
ba6c2377 | 360 | if (hd_table[i]) { |
46d4767d FB |
361 | int cylinders, heads, sectors, translation; |
362 | /* NOTE: bdrv_get_geometry_hint() returns the physical | |
363 | geometry. It is always such that: 1 <= sects <= 63, 1 | |
364 | <= heads <= 16, 1 <= cylinders <= 16383. The BIOS | |
365 | geometry can be different if a translation is done. */ | |
f455e98c | 366 | translation = bdrv_get_translation_hint(hd_table[i]->bdrv); |
46d4767d | 367 | if (translation == BIOS_ATA_TRANSLATION_AUTO) { |
f455e98c | 368 | bdrv_get_geometry_hint(hd_table[i]->bdrv, &cylinders, &heads, §ors); |
46d4767d FB |
369 | if (cylinders <= 1024 && heads <= 16 && sectors <= 63) { |
370 | /* No translation. */ | |
371 | translation = 0; | |
372 | } else { | |
373 | /* LBA translation. */ | |
374 | translation = 1; | |
375 | } | |
40b6ecc6 | 376 | } else { |
46d4767d | 377 | translation--; |
ba6c2377 | 378 | } |
ba6c2377 FB |
379 | val |= translation << (i * 2); |
380 | } | |
40b6ecc6 | 381 | } |
ba6c2377 | 382 | rtc_set_memory(s, 0x39, val); |
80cabfad FB |
383 | } |
384 | ||
59b8ad81 FB |
385 | void ioport_set_a20(int enable) |
386 | { | |
387 | /* XXX: send to all CPUs ? */ | |
388 | cpu_x86_set_a20(first_cpu, enable); | |
389 | } | |
390 | ||
391 | int ioport_get_a20(void) | |
392 | { | |
393 | return ((first_cpu->a20_mask >> 20) & 1); | |
394 | } | |
395 | ||
e1a23744 FB |
396 | static void ioport92_write(void *opaque, uint32_t addr, uint32_t val) |
397 | { | |
59b8ad81 | 398 | ioport_set_a20((val >> 1) & 1); |
e1a23744 FB |
399 | /* XXX: bit 0 is fast reset */ |
400 | } | |
401 | ||
402 | static uint32_t ioport92_read(void *opaque, uint32_t addr) | |
403 | { | |
59b8ad81 | 404 | return ioport_get_a20() << 1; |
e1a23744 FB |
405 | } |
406 | ||
80cabfad FB |
407 | /***********************************************************/ |
408 | /* Bochs BIOS debug ports */ | |
409 | ||
9596ebb7 | 410 | static void bochs_bios_write(void *opaque, uint32_t addr, uint32_t val) |
80cabfad | 411 | { |
a2f659ee FB |
412 | static const char shutdown_str[8] = "Shutdown"; |
413 | static int shutdown_index = 0; | |
3b46e624 | 414 | |
80cabfad FB |
415 | switch(addr) { |
416 | /* Bochs BIOS messages */ | |
417 | case 0x400: | |
418 | case 0x401: | |
419 | fprintf(stderr, "BIOS panic at rombios.c, line %d\n", val); | |
420 | exit(1); | |
421 | case 0x402: | |
422 | case 0x403: | |
423 | #ifdef DEBUG_BIOS | |
424 | fprintf(stderr, "%c", val); | |
425 | #endif | |
426 | break; | |
a2f659ee FB |
427 | case 0x8900: |
428 | /* same as Bochs power off */ | |
429 | if (val == shutdown_str[shutdown_index]) { | |
430 | shutdown_index++; | |
431 | if (shutdown_index == 8) { | |
432 | shutdown_index = 0; | |
433 | qemu_system_shutdown_request(); | |
434 | } | |
435 | } else { | |
436 | shutdown_index = 0; | |
437 | } | |
438 | break; | |
80cabfad FB |
439 | |
440 | /* LGPL'ed VGA BIOS messages */ | |
441 | case 0x501: | |
442 | case 0x502: | |
443 | fprintf(stderr, "VGA BIOS panic, line %d\n", val); | |
444 | exit(1); | |
445 | case 0x500: | |
446 | case 0x503: | |
447 | #ifdef DEBUG_BIOS | |
448 | fprintf(stderr, "%c", val); | |
449 | #endif | |
450 | break; | |
451 | } | |
452 | } | |
453 | ||
4c5b10b7 JS |
454 | int e820_add_entry(uint64_t address, uint64_t length, uint32_t type) |
455 | { | |
456 | int index = e820_table.count; | |
457 | struct e820_entry *entry; | |
458 | ||
459 | if (index >= E820_NR_ENTRIES) | |
460 | return -EBUSY; | |
461 | entry = &e820_table.entry[index]; | |
462 | ||
463 | entry->address = address; | |
464 | entry->length = length; | |
465 | entry->type = type; | |
466 | ||
467 | e820_table.count++; | |
468 | return e820_table.count; | |
469 | } | |
470 | ||
bf483392 | 471 | static void *bochs_bios_init(void) |
80cabfad | 472 | { |
3cce6243 | 473 | void *fw_cfg; |
b6f6e3d3 AL |
474 | uint8_t *smbios_table; |
475 | size_t smbios_len; | |
11c2fd3e AL |
476 | uint64_t *numa_fw_cfg; |
477 | int i, j; | |
3cce6243 | 478 | |
b41a2cd1 FB |
479 | register_ioport_write(0x400, 1, 2, bochs_bios_write, NULL); |
480 | register_ioport_write(0x401, 1, 2, bochs_bios_write, NULL); | |
481 | register_ioport_write(0x402, 1, 1, bochs_bios_write, NULL); | |
482 | register_ioport_write(0x403, 1, 1, bochs_bios_write, NULL); | |
a2f659ee | 483 | register_ioport_write(0x8900, 1, 1, bochs_bios_write, NULL); |
b41a2cd1 FB |
484 | |
485 | register_ioport_write(0x501, 1, 2, bochs_bios_write, NULL); | |
486 | register_ioport_write(0x502, 1, 2, bochs_bios_write, NULL); | |
487 | register_ioport_write(0x500, 1, 1, bochs_bios_write, NULL); | |
488 | register_ioport_write(0x503, 1, 1, bochs_bios_write, NULL); | |
3cce6243 BS |
489 | |
490 | fw_cfg = fw_cfg_init(BIOS_CFG_IOPORT, BIOS_CFG_IOPORT + 1, 0, 0); | |
bf483392 | 491 | |
3cce6243 | 492 | fw_cfg_add_i32(fw_cfg, FW_CFG_ID, 1); |
905fdcb5 | 493 | fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size); |
80deece2 BS |
494 | fw_cfg_add_bytes(fw_cfg, FW_CFG_ACPI_TABLES, (uint8_t *)acpi_tables, |
495 | acpi_tables_len); | |
6b35e7bf | 496 | fw_cfg_add_bytes(fw_cfg, FW_CFG_IRQ0_OVERRIDE, &irq0override, 1); |
b6f6e3d3 AL |
497 | |
498 | smbios_table = smbios_get_table(&smbios_len); | |
499 | if (smbios_table) | |
500 | fw_cfg_add_bytes(fw_cfg, FW_CFG_SMBIOS_ENTRIES, | |
501 | smbios_table, smbios_len); | |
4c5b10b7 JS |
502 | fw_cfg_add_bytes(fw_cfg, FW_CFG_E820_TABLE, (uint8_t *)&e820_table, |
503 | sizeof(struct e820_table)); | |
11c2fd3e AL |
504 | |
505 | /* allocate memory for the NUMA channel: one (64bit) word for the number | |
506 | * of nodes, one word for each VCPU->node and one word for each node to | |
507 | * hold the amount of memory. | |
508 | */ | |
509 | numa_fw_cfg = qemu_mallocz((1 + smp_cpus + nb_numa_nodes) * 8); | |
510 | numa_fw_cfg[0] = cpu_to_le64(nb_numa_nodes); | |
511 | for (i = 0; i < smp_cpus; i++) { | |
512 | for (j = 0; j < nb_numa_nodes; j++) { | |
513 | if (node_cpumask[j] & (1 << i)) { | |
514 | numa_fw_cfg[i + 1] = cpu_to_le64(j); | |
515 | break; | |
516 | } | |
517 | } | |
518 | } | |
519 | for (i = 0; i < nb_numa_nodes; i++) { | |
520 | numa_fw_cfg[smp_cpus + 1 + i] = cpu_to_le64(node_mem[i]); | |
521 | } | |
522 | fw_cfg_add_bytes(fw_cfg, FW_CFG_NUMA, (uint8_t *)numa_fw_cfg, | |
523 | (1 + smp_cpus + nb_numa_nodes) * 8); | |
bf483392 AG |
524 | |
525 | return fw_cfg; | |
80cabfad FB |
526 | } |
527 | ||
642a4f96 TS |
528 | static long get_file_size(FILE *f) |
529 | { | |
530 | long where, size; | |
531 | ||
532 | /* XXX: on Unix systems, using fstat() probably makes more sense */ | |
533 | ||
534 | where = ftell(f); | |
535 | fseek(f, 0, SEEK_END); | |
536 | size = ftell(f); | |
537 | fseek(f, where, SEEK_SET); | |
538 | ||
539 | return size; | |
540 | } | |
541 | ||
f16408df | 542 | static void load_linux(void *fw_cfg, |
4fc9af53 | 543 | const char *kernel_filename, |
642a4f96 | 544 | const char *initrd_filename, |
e6ade764 | 545 | const char *kernel_cmdline, |
45a50b16 | 546 | target_phys_addr_t max_ram_size) |
642a4f96 TS |
547 | { |
548 | uint16_t protocol; | |
5cea8590 | 549 | int setup_size, kernel_size, initrd_size = 0, cmdline_size; |
642a4f96 | 550 | uint32_t initrd_max; |
57a46d05 | 551 | uint8_t header[8192], *setup, *kernel, *initrd_data; |
c227f099 | 552 | target_phys_addr_t real_addr, prot_addr, cmdline_addr, initrd_addr = 0; |
45a50b16 | 553 | FILE *f; |
bf4e5d92 | 554 | char *vmode; |
642a4f96 TS |
555 | |
556 | /* Align to 16 bytes as a paranoia measure */ | |
557 | cmdline_size = (strlen(kernel_cmdline)+16) & ~15; | |
558 | ||
559 | /* load the kernel header */ | |
560 | f = fopen(kernel_filename, "rb"); | |
561 | if (!f || !(kernel_size = get_file_size(f)) || | |
f16408df AG |
562 | fread(header, 1, MIN(ARRAY_SIZE(header), kernel_size), f) != |
563 | MIN(ARRAY_SIZE(header), kernel_size)) { | |
850810d0 JF |
564 | fprintf(stderr, "qemu: could not load kernel '%s': %s\n", |
565 | kernel_filename, strerror(errno)); | |
642a4f96 TS |
566 | exit(1); |
567 | } | |
568 | ||
569 | /* kernel protocol version */ | |
bc4edd79 | 570 | #if 0 |
642a4f96 | 571 | fprintf(stderr, "header magic: %#x\n", ldl_p(header+0x202)); |
bc4edd79 | 572 | #endif |
642a4f96 TS |
573 | if (ldl_p(header+0x202) == 0x53726448) |
574 | protocol = lduw_p(header+0x206); | |
f16408df AG |
575 | else { |
576 | /* This looks like a multiboot kernel. If it is, let's stop | |
577 | treating it like a Linux kernel. */ | |
52001445 AL |
578 | if (load_multiboot(fw_cfg, f, kernel_filename, initrd_filename, |
579 | kernel_cmdline, kernel_size, header)) | |
82663ee2 | 580 | return; |
642a4f96 | 581 | protocol = 0; |
f16408df | 582 | } |
642a4f96 TS |
583 | |
584 | if (protocol < 0x200 || !(header[0x211] & 0x01)) { | |
585 | /* Low kernel */ | |
a37af289 BS |
586 | real_addr = 0x90000; |
587 | cmdline_addr = 0x9a000 - cmdline_size; | |
588 | prot_addr = 0x10000; | |
642a4f96 TS |
589 | } else if (protocol < 0x202) { |
590 | /* High but ancient kernel */ | |
a37af289 BS |
591 | real_addr = 0x90000; |
592 | cmdline_addr = 0x9a000 - cmdline_size; | |
593 | prot_addr = 0x100000; | |
642a4f96 TS |
594 | } else { |
595 | /* High and recent kernel */ | |
a37af289 BS |
596 | real_addr = 0x10000; |
597 | cmdline_addr = 0x20000; | |
598 | prot_addr = 0x100000; | |
642a4f96 TS |
599 | } |
600 | ||
bc4edd79 | 601 | #if 0 |
642a4f96 | 602 | fprintf(stderr, |
526ccb7a AZ |
603 | "qemu: real_addr = 0x" TARGET_FMT_plx "\n" |
604 | "qemu: cmdline_addr = 0x" TARGET_FMT_plx "\n" | |
605 | "qemu: prot_addr = 0x" TARGET_FMT_plx "\n", | |
a37af289 BS |
606 | real_addr, |
607 | cmdline_addr, | |
608 | prot_addr); | |
bc4edd79 | 609 | #endif |
642a4f96 TS |
610 | |
611 | /* highest address for loading the initrd */ | |
612 | if (protocol >= 0x203) | |
613 | initrd_max = ldl_p(header+0x22c); | |
614 | else | |
615 | initrd_max = 0x37ffffff; | |
616 | ||
e6ade764 GC |
617 | if (initrd_max >= max_ram_size-ACPI_DATA_SIZE) |
618 | initrd_max = max_ram_size-ACPI_DATA_SIZE-1; | |
642a4f96 | 619 | |
57a46d05 AG |
620 | fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_ADDR, cmdline_addr); |
621 | fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_SIZE, strlen(kernel_cmdline)+1); | |
622 | fw_cfg_add_bytes(fw_cfg, FW_CFG_CMDLINE_DATA, | |
623 | (uint8_t*)strdup(kernel_cmdline), | |
624 | strlen(kernel_cmdline)+1); | |
642a4f96 TS |
625 | |
626 | if (protocol >= 0x202) { | |
a37af289 | 627 | stl_p(header+0x228, cmdline_addr); |
642a4f96 TS |
628 | } else { |
629 | stw_p(header+0x20, 0xA33F); | |
630 | stw_p(header+0x22, cmdline_addr-real_addr); | |
631 | } | |
632 | ||
bf4e5d92 PT |
633 | /* handle vga= parameter */ |
634 | vmode = strstr(kernel_cmdline, "vga="); | |
635 | if (vmode) { | |
636 | unsigned int video_mode; | |
637 | /* skip "vga=" */ | |
638 | vmode += 4; | |
639 | if (!strncmp(vmode, "normal", 6)) { | |
640 | video_mode = 0xffff; | |
641 | } else if (!strncmp(vmode, "ext", 3)) { | |
642 | video_mode = 0xfffe; | |
643 | } else if (!strncmp(vmode, "ask", 3)) { | |
644 | video_mode = 0xfffd; | |
645 | } else { | |
646 | video_mode = strtol(vmode, NULL, 0); | |
647 | } | |
648 | stw_p(header+0x1fa, video_mode); | |
649 | } | |
650 | ||
642a4f96 TS |
651 | /* loader type */ |
652 | /* High nybble = B reserved for Qemu; low nybble is revision number. | |
653 | If this code is substantially changed, you may want to consider | |
654 | incrementing the revision. */ | |
655 | if (protocol >= 0x200) | |
656 | header[0x210] = 0xB0; | |
657 | ||
658 | /* heap */ | |
659 | if (protocol >= 0x201) { | |
660 | header[0x211] |= 0x80; /* CAN_USE_HEAP */ | |
661 | stw_p(header+0x224, cmdline_addr-real_addr-0x200); | |
662 | } | |
663 | ||
664 | /* load initrd */ | |
665 | if (initrd_filename) { | |
666 | if (protocol < 0x200) { | |
667 | fprintf(stderr, "qemu: linux kernel too old to load a ram disk\n"); | |
668 | exit(1); | |
669 | } | |
670 | ||
45a50b16 GH |
671 | initrd_size = get_image_size(initrd_filename); |
672 | initrd_addr = (initrd_max-initrd_size) & ~4095; | |
57a46d05 AG |
673 | |
674 | initrd_data = qemu_malloc(initrd_size); | |
675 | load_image(initrd_filename, initrd_data); | |
676 | ||
677 | fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_ADDR, initrd_addr); | |
678 | fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size); | |
679 | fw_cfg_add_bytes(fw_cfg, FW_CFG_INITRD_DATA, initrd_data, initrd_size); | |
642a4f96 | 680 | |
a37af289 | 681 | stl_p(header+0x218, initrd_addr); |
642a4f96 TS |
682 | stl_p(header+0x21c, initrd_size); |
683 | } | |
684 | ||
45a50b16 | 685 | /* load kernel and setup */ |
642a4f96 TS |
686 | setup_size = header[0x1f1]; |
687 | if (setup_size == 0) | |
688 | setup_size = 4; | |
642a4f96 | 689 | setup_size = (setup_size+1)*512; |
45a50b16 | 690 | kernel_size -= setup_size; |
642a4f96 | 691 | |
45a50b16 GH |
692 | setup = qemu_malloc(setup_size); |
693 | kernel = qemu_malloc(kernel_size); | |
694 | fseek(f, 0, SEEK_SET); | |
5a41ecc5 KS |
695 | if (fread(setup, 1, setup_size, f) != setup_size) { |
696 | fprintf(stderr, "fread() failed\n"); | |
697 | exit(1); | |
698 | } | |
699 | if (fread(kernel, 1, kernel_size, f) != kernel_size) { | |
700 | fprintf(stderr, "fread() failed\n"); | |
701 | exit(1); | |
702 | } | |
642a4f96 | 703 | fclose(f); |
45a50b16 | 704 | memcpy(setup, header, MIN(sizeof(header), setup_size)); |
57a46d05 AG |
705 | |
706 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_ADDR, prot_addr); | |
707 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size); | |
708 | fw_cfg_add_bytes(fw_cfg, FW_CFG_KERNEL_DATA, kernel, kernel_size); | |
709 | ||
710 | fw_cfg_add_i32(fw_cfg, FW_CFG_SETUP_ADDR, real_addr); | |
711 | fw_cfg_add_i32(fw_cfg, FW_CFG_SETUP_SIZE, setup_size); | |
712 | fw_cfg_add_bytes(fw_cfg, FW_CFG_SETUP_DATA, setup, setup_size); | |
713 | ||
714 | option_rom[nb_option_roms] = "linuxboot.bin"; | |
715 | nb_option_roms++; | |
642a4f96 TS |
716 | } |
717 | ||
b41a2cd1 FB |
718 | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
719 | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; | |
720 | static const int ide_irq[2] = { 14, 15 }; | |
721 | ||
722 | #define NE2000_NB_MAX 6 | |
723 | ||
675d6f82 BS |
724 | static const int ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, |
725 | 0x280, 0x380 }; | |
726 | static const int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; | |
b41a2cd1 | 727 | |
675d6f82 BS |
728 | static const int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc }; |
729 | static const int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 }; | |
6508fe59 | 730 | |
6a36d84e | 731 | #ifdef HAS_AUDIO |
d537cf6c | 732 | static void audio_init (PCIBus *pci_bus, qemu_irq *pic) |
6a36d84e FB |
733 | { |
734 | struct soundhw *c; | |
6a36d84e | 735 | |
3a8bae3e | 736 | for (c = soundhw; c->name; ++c) { |
737 | if (c->enabled) { | |
738 | if (c->isa) { | |
739 | c->init.init_isa(pic); | |
740 | } else { | |
741 | if (pci_bus) { | |
742 | c->init.init_pci(pci_bus); | |
6a36d84e FB |
743 | } |
744 | } | |
745 | } | |
746 | } | |
747 | } | |
748 | #endif | |
749 | ||
3a38d437 | 750 | static void pc_init_ne2k_isa(NICInfo *nd) |
a41b2ff2 PB |
751 | { |
752 | static int nb_ne2k = 0; | |
753 | ||
754 | if (nb_ne2k == NE2000_NB_MAX) | |
755 | return; | |
3a38d437 | 756 | isa_ne2000_init(ne2000_io[nb_ne2k], |
9453c5bc | 757 | ne2000_irq[nb_ne2k], nd); |
a41b2ff2 PB |
758 | nb_ne2k++; |
759 | } | |
760 | ||
678e12cc GN |
761 | int cpu_is_bsp(CPUState *env) |
762 | { | |
82663ee2 | 763 | return env->cpuid_apic_id == 0; |
678e12cc GN |
764 | } |
765 | ||
3a31f36a JK |
766 | static CPUState *pc_new_cpu(const char *cpu_model) |
767 | { | |
768 | CPUState *env; | |
769 | ||
770 | env = cpu_init(cpu_model); | |
771 | if (!env) { | |
772 | fprintf(stderr, "Unable to find x86 CPU definition\n"); | |
773 | exit(1); | |
774 | } | |
775 | if ((env->cpuid_features & CPUID_APIC) || smp_cpus > 1) { | |
776 | env->cpuid_apic_id = env->cpu_index; | |
777 | /* APIC reset callback resets cpu */ | |
778 | apic_init(env); | |
779 | } else { | |
780 | qemu_register_reset((QEMUResetHandler*)cpu_reset, env); | |
781 | } | |
782 | return env; | |
783 | } | |
784 | ||
80cabfad | 785 | /* PC hardware initialisation */ |
c227f099 | 786 | static void pc_init1(ram_addr_t ram_size, |
3023f332 | 787 | const char *boot_device, |
e8b2a1c6 MM |
788 | const char *kernel_filename, |
789 | const char *kernel_cmdline, | |
3dbbdc25 | 790 | const char *initrd_filename, |
e8b2a1c6 | 791 | const char *cpu_model, |
caea79a9 | 792 | int pci_enabled) |
80cabfad | 793 | { |
5cea8590 | 794 | char *filename; |
642a4f96 | 795 | int ret, linux_boot, i; |
c227f099 AL |
796 | ram_addr_t ram_addr, bios_offset, option_rom_offset; |
797 | ram_addr_t below_4g_mem_size, above_4g_mem_size = 0; | |
45a50b16 | 798 | int bios_size, isa_bios_size; |
46e50e9d | 799 | PCIBus *pci_bus; |
b3999638 | 800 | ISADevice *isa_dev; |
5c3ff3a7 | 801 | int piix3_devfn = -1; |
59b8ad81 | 802 | CPUState *env; |
d537cf6c | 803 | qemu_irq *cpu_irq; |
1452411b | 804 | qemu_irq *isa_irq; |
d537cf6c | 805 | qemu_irq *i8259; |
1452411b | 806 | IsaIrqState *isa_irq_state; |
f455e98c | 807 | DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
fd8014e1 | 808 | DriveInfo *fd[MAX_FD]; |
bf483392 | 809 | void *fw_cfg; |
d592d303 | 810 | |
00f82b8a AJ |
811 | if (ram_size >= 0xe0000000 ) { |
812 | above_4g_mem_size = ram_size - 0xe0000000; | |
813 | below_4g_mem_size = 0xe0000000; | |
814 | } else { | |
815 | below_4g_mem_size = ram_size; | |
816 | } | |
817 | ||
80cabfad FB |
818 | linux_boot = (kernel_filename != NULL); |
819 | ||
59b8ad81 | 820 | /* init CPUs */ |
a049de61 FB |
821 | if (cpu_model == NULL) { |
822 | #ifdef TARGET_X86_64 | |
823 | cpu_model = "qemu64"; | |
824 | #else | |
825 | cpu_model = "qemu32"; | |
826 | #endif | |
827 | } | |
3a31f36a JK |
828 | |
829 | for (i = 0; i < smp_cpus; i++) { | |
830 | env = pc_new_cpu(cpu_model); | |
59b8ad81 FB |
831 | } |
832 | ||
26fb5e48 AJ |
833 | vmport_init(); |
834 | ||
80cabfad | 835 | /* allocate RAM */ |
82b36dc3 AL |
836 | ram_addr = qemu_ram_alloc(0xa0000); |
837 | cpu_register_physical_memory(0, 0xa0000, ram_addr); | |
838 | ||
839 | /* Allocate, even though we won't register, so we don't break the | |
840 | * phys_ram_base + PA assumption. This range includes vga (0xa0000 - 0xc0000), | |
841 | * and some bios areas, which will be registered later | |
842 | */ | |
843 | ram_addr = qemu_ram_alloc(0x100000 - 0xa0000); | |
844 | ram_addr = qemu_ram_alloc(below_4g_mem_size - 0x100000); | |
845 | cpu_register_physical_memory(0x100000, | |
846 | below_4g_mem_size - 0x100000, | |
847 | ram_addr); | |
00f82b8a AJ |
848 | |
849 | /* above 4giga memory allocation */ | |
850 | if (above_4g_mem_size > 0) { | |
8a637d44 PB |
851 | #if TARGET_PHYS_ADDR_BITS == 32 |
852 | hw_error("To much RAM for 32-bit physical address"); | |
853 | #else | |
82b36dc3 AL |
854 | ram_addr = qemu_ram_alloc(above_4g_mem_size); |
855 | cpu_register_physical_memory(0x100000000ULL, | |
526ccb7a | 856 | above_4g_mem_size, |
82b36dc3 | 857 | ram_addr); |
8a637d44 | 858 | #endif |
00f82b8a | 859 | } |
80cabfad | 860 | |
82b36dc3 | 861 | |
970ac5a3 | 862 | /* BIOS load */ |
1192dad8 JM |
863 | if (bios_name == NULL) |
864 | bios_name = BIOS_FILENAME; | |
5cea8590 PB |
865 | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
866 | if (filename) { | |
867 | bios_size = get_image_size(filename); | |
868 | } else { | |
869 | bios_size = -1; | |
870 | } | |
5fafdf24 | 871 | if (bios_size <= 0 || |
970ac5a3 | 872 | (bios_size % 65536) != 0) { |
7587cf44 FB |
873 | goto bios_error; |
874 | } | |
970ac5a3 | 875 | bios_offset = qemu_ram_alloc(bios_size); |
51edd4e6 GH |
876 | ret = rom_add_file_fixed(bios_name, (uint32_t)(-bios_size)); |
877 | if (ret != 0) { | |
7587cf44 | 878 | bios_error: |
5cea8590 | 879 | fprintf(stderr, "qemu: could not load PC BIOS '%s'\n", bios_name); |
80cabfad FB |
880 | exit(1); |
881 | } | |
5cea8590 PB |
882 | if (filename) { |
883 | qemu_free(filename); | |
884 | } | |
7587cf44 FB |
885 | /* map the last 128KB of the BIOS in ISA space */ |
886 | isa_bios_size = bios_size; | |
887 | if (isa_bios_size > (128 * 1024)) | |
888 | isa_bios_size = 128 * 1024; | |
5fafdf24 TS |
889 | cpu_register_physical_memory(0x100000 - isa_bios_size, |
890 | isa_bios_size, | |
7587cf44 | 891 | (bios_offset + bios_size - isa_bios_size) | IO_MEM_ROM); |
9ae02555 | 892 | |
45a50b16 GH |
893 | option_rom_offset = qemu_ram_alloc(PC_ROM_SIZE); |
894 | cpu_register_physical_memory(PC_ROM_MIN_VGA, PC_ROM_SIZE, option_rom_offset); | |
f753ff16 | 895 | |
1d108d97 AG |
896 | /* map all the bios at the top of memory */ |
897 | cpu_register_physical_memory((uint32_t)(-bios_size), | |
898 | bios_size, bios_offset | IO_MEM_ROM); | |
899 | ||
bf483392 | 900 | fw_cfg = bochs_bios_init(); |
8832cb80 | 901 | rom_set_fw(fw_cfg); |
1d108d97 | 902 | |
f753ff16 | 903 | if (linux_boot) { |
45a50b16 | 904 | load_linux(fw_cfg, kernel_filename, initrd_filename, kernel_cmdline, below_4g_mem_size); |
f753ff16 PB |
905 | } |
906 | ||
907 | for (i = 0; i < nb_option_roms; i++) { | |
45a50b16 | 908 | rom_add_option(option_rom[i]); |
406c8df3 GC |
909 | } |
910 | ||
a5b38b51 | 911 | cpu_irq = qemu_allocate_irqs(pic_irq_request, NULL, 1); |
d537cf6c | 912 | i8259 = i8259_init(cpu_irq[0]); |
1452411b AK |
913 | isa_irq_state = qemu_mallocz(sizeof(*isa_irq_state)); |
914 | isa_irq_state->i8259 = i8259; | |
1632dc6a | 915 | isa_irq = qemu_allocate_irqs(isa_irq_handler, isa_irq_state, 24); |
d537cf6c | 916 | |
69b91039 | 917 | if (pci_enabled) { |
85a750ca | 918 | pci_bus = i440fx_init(&i440fx_state, &piix3_devfn, isa_irq); |
46e50e9d FB |
919 | } else { |
920 | pci_bus = NULL; | |
2091ba23 | 921 | isa_bus_new(NULL); |
69b91039 | 922 | } |
2091ba23 | 923 | isa_bus_irqs(isa_irq); |
69b91039 | 924 | |
3a38d437 JS |
925 | ferr_irq = isa_reserve_irq(13); |
926 | ||
80cabfad | 927 | /* init basic PC hardware */ |
b41a2cd1 | 928 | register_ioport_write(0x80, 1, 1, ioport80_write, NULL); |
80cabfad | 929 | |
f929aad6 FB |
930 | register_ioport_write(0xf0, 1, 1, ioportF0_write, NULL); |
931 | ||
1f04275e FB |
932 | if (cirrus_vga_enabled) { |
933 | if (pci_enabled) { | |
fbe1b595 | 934 | pci_cirrus_vga_init(pci_bus); |
1f04275e | 935 | } else { |
fbe1b595 | 936 | isa_cirrus_vga_init(); |
1f04275e | 937 | } |
d34cab9f TS |
938 | } else if (vmsvga_enabled) { |
939 | if (pci_enabled) | |
fbe1b595 | 940 | pci_vmsvga_init(pci_bus); |
d34cab9f TS |
941 | else |
942 | fprintf(stderr, "%s: vmware_vga: no PCI bus\n", __FUNCTION__); | |
c2b3b41a | 943 | } else if (std_vga_enabled) { |
89b6b508 | 944 | if (pci_enabled) { |
fbe1b595 | 945 | pci_vga_init(pci_bus, 0, 0); |
89b6b508 | 946 | } else { |
fbe1b595 | 947 | isa_vga_init(); |
89b6b508 | 948 | } |
1f04275e | 949 | } |
80cabfad | 950 | |
32e0c826 | 951 | rtc_state = rtc_init(2000); |
80cabfad | 952 | |
3b4366de BS |
953 | qemu_register_boot_set(pc_boot_set, rtc_state); |
954 | ||
e1a23744 FB |
955 | register_ioport_read(0x92, 1, 1, ioport92_read, NULL); |
956 | register_ioport_write(0x92, 1, 1, ioport92_write, NULL); | |
957 | ||
d592d303 | 958 | if (pci_enabled) { |
1632dc6a | 959 | isa_irq_state->ioapic = ioapic_init(); |
d592d303 | 960 | } |
3a38d437 | 961 | pit = pit_init(0x40, isa_reserve_irq(0)); |
fd06c375 | 962 | pcspk_init(pit); |
16b29ae1 | 963 | if (!no_hpet) { |
1452411b | 964 | hpet_init(isa_irq); |
16b29ae1 | 965 | } |
b41a2cd1 | 966 | |
8d11df9e FB |
967 | for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
968 | if (serial_hds[i]) { | |
ac0be998 | 969 | serial_isa_init(i, serial_hds[i]); |
8d11df9e FB |
970 | } |
971 | } | |
b41a2cd1 | 972 | |
6508fe59 FB |
973 | for(i = 0; i < MAX_PARALLEL_PORTS; i++) { |
974 | if (parallel_hds[i]) { | |
021f0674 | 975 | parallel_init(i, parallel_hds[i]); |
6508fe59 FB |
976 | } |
977 | } | |
978 | ||
a41b2ff2 | 979 | for(i = 0; i < nb_nics; i++) { |
cb457d76 AL |
980 | NICInfo *nd = &nd_table[i]; |
981 | ||
982 | if (!pci_enabled || (nd->model && strcmp(nd->model, "ne2k_isa") == 0)) | |
3a38d437 | 983 | pc_init_ne2k_isa(nd); |
cb457d76 | 984 | else |
07caea31 | 985 | pci_nic_init_nofail(nd, "e1000", NULL); |
a41b2ff2 | 986 | } |
b41a2cd1 | 987 | |
e4bcb14c TS |
988 | if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) { |
989 | fprintf(stderr, "qemu: too many IDE bus\n"); | |
990 | exit(1); | |
991 | } | |
992 | ||
993 | for(i = 0; i < MAX_IDE_BUS * MAX_IDE_DEVS; i++) { | |
f455e98c | 994 | hd[i] = drive_get(IF_IDE, i / MAX_IDE_DEVS, i % MAX_IDE_DEVS); |
e4bcb14c TS |
995 | } |
996 | ||
a41b2ff2 | 997 | if (pci_enabled) { |
ae027ad3 | 998 | pci_piix3_ide_init(pci_bus, hd, piix3_devfn + 1); |
a41b2ff2 | 999 | } else { |
e4bcb14c | 1000 | for(i = 0; i < MAX_IDE_BUS; i++) { |
dea21e97 | 1001 | isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
e4bcb14c | 1002 | hd[MAX_IDE_DEVS * i], hd[MAX_IDE_DEVS * i + 1]); |
69b91039 | 1003 | } |
b41a2cd1 | 1004 | } |
69b91039 | 1005 | |
2e15e23b | 1006 | isa_dev = isa_create_simple("i8042"); |
7c29d0c0 | 1007 | DMA_init(0); |
6a36d84e | 1008 | #ifdef HAS_AUDIO |
1452411b | 1009 | audio_init(pci_enabled ? pci_bus : NULL, isa_irq); |
fb065187 | 1010 | #endif |
80cabfad | 1011 | |
e4bcb14c | 1012 | for(i = 0; i < MAX_FD; i++) { |
fd8014e1 | 1013 | fd[i] = drive_get(IF_FLOPPY, 0, i); |
e4bcb14c | 1014 | } |
86c86157 | 1015 | floppy_controller = fdctrl_init_isa(fd); |
b41a2cd1 | 1016 | |
00f82b8a | 1017 | cmos_init(below_4g_mem_size, above_4g_mem_size, boot_device, hd); |
69b91039 | 1018 | |
bb36d470 | 1019 | if (pci_enabled && usb_enabled) { |
afcc3cdf | 1020 | usb_uhci_piix3_init(pci_bus, piix3_devfn + 2); |
bb36d470 FB |
1021 | } |
1022 | ||
6515b203 | 1023 | if (pci_enabled && acpi_enabled) { |
3fffc223 | 1024 | uint8_t *eeprom_buf = qemu_mallocz(8 * 256); /* XXX: make this persistent */ |
0ff596d0 PB |
1025 | i2c_bus *smbus; |
1026 | ||
1027 | /* TODO: Populate SPD eeprom data. */ | |
3a38d437 JS |
1028 | smbus = piix4_pm_init(pci_bus, piix3_devfn + 3, 0xb100, |
1029 | isa_reserve_irq(9)); | |
3fffc223 | 1030 | for (i = 0; i < 8; i++) { |
1ea96673 | 1031 | DeviceState *eeprom; |
02e2da45 | 1032 | eeprom = qdev_create((BusState *)smbus, "smbus-eeprom"); |
5b7f5327 | 1033 | qdev_prop_set_uint8(eeprom, "address", 0x50 + i); |
ee6847d1 | 1034 | qdev_prop_set_ptr(eeprom, "data", eeprom_buf + (i * 256)); |
e23a1b33 | 1035 | qdev_init_nofail(eeprom); |
3fffc223 | 1036 | } |
3f84865a | 1037 | piix4_acpi_system_hot_add_init(pci_bus); |
6515b203 | 1038 | } |
3b46e624 | 1039 | |
a5954d5c FB |
1040 | if (i440fx_state) { |
1041 | i440fx_init_memory_mappings(i440fx_state); | |
1042 | } | |
e4bcb14c | 1043 | |
7d8406be | 1044 | if (pci_enabled) { |
e4bcb14c | 1045 | int max_bus; |
9be5dafe | 1046 | int bus; |
96d30e48 | 1047 | |
e4bcb14c | 1048 | max_bus = drive_get_max_bus(IF_SCSI); |
e4bcb14c | 1049 | for (bus = 0; bus <= max_bus; bus++) { |
9be5dafe | 1050 | pci_create_simple(pci_bus, -1, "lsi53c895a"); |
e4bcb14c | 1051 | } |
7d8406be | 1052 | } |
80cabfad | 1053 | } |
b5ff2d6e | 1054 | |
c227f099 | 1055 | static void pc_init_pci(ram_addr_t ram_size, |
3023f332 | 1056 | const char *boot_device, |
5fafdf24 | 1057 | const char *kernel_filename, |
3dbbdc25 | 1058 | const char *kernel_cmdline, |
94fc95cd JM |
1059 | const char *initrd_filename, |
1060 | const char *cpu_model) | |
3dbbdc25 | 1061 | { |
fbe1b595 | 1062 | pc_init1(ram_size, boot_device, |
3dbbdc25 | 1063 | kernel_filename, kernel_cmdline, |
caea79a9 | 1064 | initrd_filename, cpu_model, 1); |
3dbbdc25 FB |
1065 | } |
1066 | ||
c227f099 | 1067 | static void pc_init_isa(ram_addr_t ram_size, |
3023f332 | 1068 | const char *boot_device, |
5fafdf24 | 1069 | const char *kernel_filename, |
3dbbdc25 | 1070 | const char *kernel_cmdline, |
94fc95cd JM |
1071 | const char *initrd_filename, |
1072 | const char *cpu_model) | |
3dbbdc25 | 1073 | { |
679a37af GH |
1074 | if (cpu_model == NULL) |
1075 | cpu_model = "486"; | |
fbe1b595 | 1076 | pc_init1(ram_size, boot_device, |
3dbbdc25 | 1077 | kernel_filename, kernel_cmdline, |
caea79a9 | 1078 | initrd_filename, cpu_model, 0); |
3dbbdc25 FB |
1079 | } |
1080 | ||
0bacd130 AL |
1081 | /* set CMOS shutdown status register (index 0xF) as S3_resume(0xFE) |
1082 | BIOS will read it and start S3 resume at POST Entry */ | |
1083 | void cmos_set_s3_resume(void) | |
1084 | { | |
1085 | if (rtc_state) | |
1086 | rtc_set_memory(rtc_state, 0xF, 0xFE); | |
1087 | } | |
1088 | ||
f80f9ec9 | 1089 | static QEMUMachine pc_machine = { |
d76fa62d | 1090 | .name = "pc-0.13", |
95747581 | 1091 | .alias = "pc", |
a245f2e7 AJ |
1092 | .desc = "Standard PC", |
1093 | .init = pc_init_pci, | |
b2097003 | 1094 | .max_cpus = 255, |
0c257437 | 1095 | .is_default = 1, |
3dbbdc25 FB |
1096 | }; |
1097 | ||
d76fa62d AS |
1098 | static QEMUMachine pc_machine_v0_12 = { |
1099 | .name = "pc-0.12", | |
1100 | .desc = "Standard PC", | |
1101 | .init = pc_init_pci, | |
1102 | .max_cpus = 255, | |
8bfbde6d AS |
1103 | .compat_props = (GlobalProperty[]) { |
1104 | { | |
1105 | .driver = "virtio-serial-pci", | |
1106 | .property = "max_nr_ports", | |
1107 | .value = stringify(1), | |
1108 | },{ | |
1109 | .driver = "virtio-serial-pci", | |
1110 | .property = "vectors", | |
1111 | .value = stringify(0), | |
1112 | }, | |
1113 | { /* end of list */ } | |
1114 | } | |
d76fa62d AS |
1115 | }; |
1116 | ||
2cae6f5e GH |
1117 | static QEMUMachine pc_machine_v0_11 = { |
1118 | .name = "pc-0.11", | |
1119 | .desc = "Standard PC, qemu 0.11", | |
1120 | .init = pc_init_pci, | |
1121 | .max_cpus = 255, | |
1122 | .compat_props = (GlobalProperty[]) { | |
1123 | { | |
1124 | .driver = "virtio-blk-pci", | |
1125 | .property = "vectors", | |
1126 | .value = stringify(0), | |
8bfbde6d AS |
1127 | },{ |
1128 | .driver = "virtio-serial-pci", | |
1129 | .property = "max_nr_ports", | |
1130 | .value = stringify(1), | |
1131 | },{ | |
1132 | .driver = "virtio-serial-pci", | |
1133 | .property = "vectors", | |
1134 | .value = stringify(0), | |
374ef704 GH |
1135 | },{ |
1136 | .driver = "ide-drive", | |
1137 | .property = "ver", | |
1138 | .value = "0.11", | |
1139 | },{ | |
1140 | .driver = "scsi-disk", | |
1141 | .property = "ver", | |
1142 | .value = "0.11", | |
20a86364 GH |
1143 | },{ |
1144 | .driver = "PCI", | |
1145 | .property = "rombar", | |
1146 | .value = stringify(0), | |
2cae6f5e GH |
1147 | }, |
1148 | { /* end of list */ } | |
1149 | } | |
1150 | }; | |
1151 | ||
96cc1810 GH |
1152 | static QEMUMachine pc_machine_v0_10 = { |
1153 | .name = "pc-0.10", | |
1154 | .desc = "Standard PC, qemu 0.10", | |
1155 | .init = pc_init_pci, | |
1156 | .max_cpus = 255, | |
458fb679 | 1157 | .compat_props = (GlobalProperty[]) { |
ab73ff29 GH |
1158 | { |
1159 | .driver = "virtio-blk-pci", | |
1160 | .property = "class", | |
1161 | .value = stringify(PCI_CLASS_STORAGE_OTHER), | |
d6beee99 | 1162 | },{ |
98b19252 | 1163 | .driver = "virtio-serial-pci", |
d6beee99 GH |
1164 | .property = "class", |
1165 | .value = stringify(PCI_CLASS_DISPLAY_OTHER), | |
8bfbde6d AS |
1166 | },{ |
1167 | .driver = "virtio-serial-pci", | |
1168 | .property = "max_nr_ports", | |
1169 | .value = stringify(1), | |
1170 | },{ | |
1171 | .driver = "virtio-serial-pci", | |
1172 | .property = "vectors", | |
1173 | .value = stringify(0), | |
a1e0fea5 GH |
1174 | },{ |
1175 | .driver = "virtio-net-pci", | |
1176 | .property = "vectors", | |
1177 | .value = stringify(0), | |
177539e0 GH |
1178 | },{ |
1179 | .driver = "virtio-blk-pci", | |
1180 | .property = "vectors", | |
1181 | .value = stringify(0), | |
374ef704 GH |
1182 | },{ |
1183 | .driver = "ide-drive", | |
1184 | .property = "ver", | |
1185 | .value = "0.10", | |
1186 | },{ | |
1187 | .driver = "scsi-disk", | |
1188 | .property = "ver", | |
1189 | .value = "0.10", | |
20a86364 GH |
1190 | },{ |
1191 | .driver = "PCI", | |
1192 | .property = "rombar", | |
1193 | .value = stringify(0), | |
ab73ff29 | 1194 | }, |
96cc1810 GH |
1195 | { /* end of list */ } |
1196 | }, | |
1197 | }; | |
1198 | ||
f80f9ec9 | 1199 | static QEMUMachine isapc_machine = { |
a245f2e7 AJ |
1200 | .name = "isapc", |
1201 | .desc = "ISA-only PC", | |
1202 | .init = pc_init_isa, | |
b2097003 | 1203 | .max_cpus = 1, |
b5ff2d6e | 1204 | }; |
f80f9ec9 AL |
1205 | |
1206 | static void pc_machine_init(void) | |
1207 | { | |
1208 | qemu_register_machine(&pc_machine); | |
d76fa62d | 1209 | qemu_register_machine(&pc_machine_v0_12); |
2cae6f5e | 1210 | qemu_register_machine(&pc_machine_v0_11); |
96cc1810 | 1211 | qemu_register_machine(&pc_machine_v0_10); |
f80f9ec9 AL |
1212 | qemu_register_machine(&isapc_machine); |
1213 | } | |
1214 | ||
1215 | machine_init(pc_machine_init); |