]> git.proxmox.com Git - mirror_qemu.git/blame - hw/pc.h
pc: split out piix specific part from pc.c into pc_piix.c
[mirror_qemu.git] / hw / pc.h
CommitLineData
87ecb68b
PB
1#ifndef HW_PC_H
2#define HW_PC_H
376253ec
AL
3
4#include "qemu-common.h"
35bed8ee 5#include "ioport.h"
845773ab
IY
6#include "isa.h"
7#include "fdc.h"
376253ec 8
87ecb68b
PB
9/* PC-style peripherals (also used by other machines). */
10
11/* serial.c */
12
b6cd0ea1
AJ
13SerialState *serial_init(int base, qemu_irq irq, int baudbase,
14 CharDriverState *chr);
c227f099 15SerialState *serial_mm_init (target_phys_addr_t base, int it_shift,
b6cd0ea1 16 qemu_irq irq, int baudbase,
2d48377a
BS
17 CharDriverState *chr, int ioregister,
18 int be);
ac0be998 19SerialState *serial_isa_init(int index, CharDriverState *chr);
038eaf82 20void serial_set_frequency(SerialState *s, uint32_t frequency);
87ecb68b
PB
21
22/* parallel.c */
23
24typedef struct ParallelState ParallelState;
021f0674 25ParallelState *parallel_init(int index, CharDriverState *chr);
c227f099 26ParallelState *parallel_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq, CharDriverState *chr);
87ecb68b
PB
27
28/* i8259.c */
29
30typedef struct PicState2 PicState2;
31extern PicState2 *isa_pic;
32void pic_set_irq(int irq, int level);
33void pic_set_irq_new(void *opaque, int irq, int level);
34qemu_irq *i8259_init(qemu_irq parent_irq);
87ecb68b
PB
35int pic_read_irq(PicState2 *s);
36void pic_update_irq(PicState2 *s);
37uint32_t pic_intack_read(PicState2 *s);
376253ec
AL
38void pic_info(Monitor *mon);
39void irq_info(Monitor *mon);
87ecb68b 40
845773ab
IY
41/* ISA */
42typedef struct isa_irq_state {
43 qemu_irq *i8259;
44 qemu_irq *ioapic;
45} IsaIrqState;
46
47void isa_irq_handler(void *opaque, int n, int level);
48
87ecb68b
PB
49/* i8254.c */
50
51#define PIT_FREQ 1193182
52
53typedef struct PITState PITState;
54
55PITState *pit_init(int base, qemu_irq irq);
56void pit_set_gate(PITState *pit, int channel, int val);
57int pit_get_gate(PITState *pit, int channel);
58int pit_get_initial_count(PITState *pit, int channel);
59int pit_get_mode(PITState *pit, int channel);
60int pit_get_out(PITState *pit, int channel, int64_t current_time);
61
bf4f74c0
AJ
62void hpet_pit_disable(void);
63void hpet_pit_enable(void);
64
87ecb68b 65/* vmport.c */
26fb5e48 66void vmport_init(void);
87ecb68b
PB
67void vmport_register(unsigned char command, IOPortReadFunc *func, void *opaque);
68
69/* vmmouse.c */
70void *vmmouse_init(void *m);
71
72/* pckbd.c */
73
74void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base);
75void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq,
c227f099
AL
76 target_phys_addr_t base, ram_addr_t size,
77 target_phys_addr_t mask);
87ecb68b
PB
78
79/* mc146818rtc.c */
80
81typedef struct RTCState RTCState;
82
32e0c826 83RTCState *rtc_init(int base_year);
87ecb68b
PB
84void rtc_set_memory(RTCState *s, int addr, int val);
85void rtc_set_date(RTCState *s, const struct tm *tm);
86
87/* pc.c */
88extern int fd_bootchk;
89
8e78eb28 90void pc_register_ferr_irq(qemu_irq irq);
845773ab
IY
91void pc_cmos_set_s3_resume(void *opaque, int irq, int level);
92void pc_acpi_smi_interrupt(void *opaque, int irq, int level);
93
94void pc_cpus_init(const char *cpu_model);
95void pc_memory_init(ram_addr_t ram_size,
96 const char *kernel_filename,
97 const char *kernel_cmdline,
98 const char *initrd_filename,
99 ram_addr_t *below_4g_mem_size_p,
100 ram_addr_t *above_4g_mem_size_p);
101qemu_irq *pc_allocate_cpu_irq(void);
102void pc_vga_init(PCIBus *pci_bus);
103void pc_basic_device_init(qemu_irq *isa_irq,
104 FDCtrl **floppy_controller,
105 RTCState **rtc_state);
106void pc_init_ne2k_isa(NICInfo *nd);
107#ifdef HAS_AUDIO
108void pc_audio_init (PCIBus *pci_bus, qemu_irq *pic);
109#endif
110void pc_cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size,
111 const char *boot_device, DriveInfo **hd_table,
112 FDCtrl *floppy_controller, RTCState *s);
113void pc_pci_device_init(PCIBus *pci_bus);
8e78eb28 114
87ecb68b
PB
115void ioport_set_a20(int enable);
116int ioport_get_a20(void);
117
f885f1ea
IY
118typedef void (*cpu_set_smm_t)(int smm, void *arg);
119void cpu_smm_register(cpu_set_smm_t callback, void *arg);
120
87ecb68b
PB
121/* acpi.c */
122extern int acpi_enabled;
80deece2
BS
123extern char *acpi_tables;
124extern size_t acpi_tables_len;
125
9d5e77a2
IY
126void acpi_bios_init(void);
127int acpi_table_add(const char *table_desc);
128
129/* acpi_piix.c */
53b67b30 130
cf7a2fe2 131i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,
53b67b30
BS
132 qemu_irq sci_irq, qemu_irq cmos_s3, qemu_irq smi_irq,
133 int kvm_enabled);
87ecb68b 134void piix4_smbus_register_device(SMBusDevice *dev, uint8_t addr);
3f84865a 135void piix4_acpi_system_hot_add_init(PCIBus *bus);
87ecb68b 136
16b29ae1
AL
137/* hpet.c */
138extern int no_hpet;
139
87ecb68b
PB
140/* pcspk.c */
141void pcspk_init(PITState *);
22d83b14 142int pcspk_audio_init(qemu_irq *pic);
87ecb68b
PB
143
144/* piix_pci.c */
0a3bacf3
JQ
145struct PCII440FXState;
146typedef struct PCII440FXState PCII440FXState;
147
ec5f92ce 148PCIBus *i440fx_init(PCII440FXState **pi440fx_state, int *piix_devfn, qemu_irq *pic, int ram_size);
0a3bacf3 149void i440fx_init_memory_mappings(PCII440FXState *d);
87ecb68b 150
823e675a 151/* piix4.c */
b1d8e52e 152extern PCIDevice *piix4_dev;
87ecb68b
PB
153int piix4_init(PCIBus *bus, int devfn);
154
155/* vga.c */
cb5a7aa8 156enum vga_retrace_method {
157 VGA_RETRACE_DUMB,
158 VGA_RETRACE_PRECISE
159};
160
161extern enum vga_retrace_method vga_retrace_method;
87ecb68b 162
fbe1b595
PB
163int isa_vga_init(void);
164int pci_vga_init(PCIBus *bus,
87ecb68b 165 unsigned long vga_bios_offset, int vga_bios_size);
c227f099
AL
166int isa_vga_mm_init(target_phys_addr_t vram_base,
167 target_phys_addr_t ctrl_base, int it_shift);
87ecb68b
PB
168
169/* cirrus_vga.c */
fbe1b595
PB
170void pci_cirrus_vga_init(PCIBus *bus);
171void isa_cirrus_vga_init(void);
87ecb68b 172
87ecb68b
PB
173/* ne2000.c */
174
9453c5bc 175void isa_ne2000_init(int base, int irq, NICInfo *nd);
87ecb68b 176
4c5b10b7
JS
177/* e820 types */
178#define E820_RAM 1
179#define E820_RESERVED 2
180#define E820_ACPI 3
181#define E820_NVS 4
182#define E820_UNUSABLE 5
183
184int e820_add_entry(uint64_t, uint64_t, uint32_t);
185
87ecb68b 186#endif