]> git.proxmox.com Git - qemu.git/blame - hw/pci_host.h
virtio-blk: Avoid zeroing every request structure
[qemu.git] / hw / pci_host.h
CommitLineData
502a5395
PB
1/*
2 * QEMU Common PCI Host bridge configuration data space access routines.
3 *
4 * Copyright (c) 2006 Fabrice Bellard
5fafdf24 5 *
502a5395
PB
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
25/* Worker routines for a PCI host controller that uses an {address,data}
26 register pair to access PCI configuration space. */
27
4f5e19e6
IY
28#ifndef PCI_HOST_H
29#define PCI_HOST_H
8026037b 30
8a14daa5 31#include "sysbus.h"
9f6f0423 32#include "rwhandler.h"
8a14daa5 33
fb47a2e9 34struct PCIHostState {
8a14daa5 35 SysBusDevice busdev;
9f6f0423
MT
36 ReadWriteHandler conf_noswap_handler;
37 ReadWriteHandler conf_handler;
952760bb 38 ReadWriteHandler data_noswap_handler;
9f6f0423 39 ReadWriteHandler data_handler;
502a5395
PB
40 uint32_t config_reg;
41 PCIBus *bus;
fb47a2e9 42};
502a5395 43
b6243d99
IY
44void pci_data_write(PCIBus *s, uint32_t addr, uint32_t val, int len);
45uint32_t pci_data_read(PCIBus *s, uint32_t addr, int len);
46
4f5e19e6 47/* for mmio */
952760bb
BS
48int pci_host_conf_register_mmio(PCIHostState *s, int swap);
49int pci_host_data_register_mmio(PCIHostState *s, int swap);
502a5395 50
4f5e19e6 51/* for ioio */
f08b32fe 52void pci_host_conf_register_ioport(pio_addr_t ioport, PCIHostState *s);
4f5e19e6 53void pci_host_data_register_ioport(pio_addr_t ioport, PCIHostState *s);
502a5395 54
4f5e19e6 55#endif /* PCI_HOST_H */