]>
Commit | Line | Data |
---|---|---|
9fdf0c29 DG |
1 | /* |
2 | * QEMU PowerPC pSeries Logical Partition (aka sPAPR) hardware System Emulator | |
3 | * | |
4 | * Copyright (c) 2004-2007 Fabrice Bellard | |
5 | * Copyright (c) 2007 Jocelyn Mayer | |
6 | * Copyright (c) 2010 David Gibson, IBM Corporation. | |
7 | * | |
8 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
9 | * of this software and associated documentation files (the "Software"), to deal | |
10 | * in the Software without restriction, including without limitation the rights | |
11 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
12 | * copies of the Software, and to permit persons to whom the Software is | |
13 | * furnished to do so, subject to the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice shall be included in | |
16 | * all copies or substantial portions of the Software. | |
17 | * | |
18 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
19 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
20 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
21 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
22 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
23 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
24 | * THE SOFTWARE. | |
9fdf0c29 | 25 | */ |
a8d25326 | 26 | |
0d75590d | 27 | #include "qemu/osdep.h" |
a8d25326 | 28 | #include "qemu-common.h" |
da34e65c | 29 | #include "qapi/error.h" |
fa98fbfc | 30 | #include "qapi/visitor.h" |
9c17d615 | 31 | #include "sysemu/sysemu.h" |
b58c5c2d | 32 | #include "sysemu/hostmem.h" |
e35704ba | 33 | #include "sysemu/numa.h" |
23ff81bd | 34 | #include "sysemu/qtest.h" |
71e8a915 | 35 | #include "sysemu/reset.h" |
54d31236 | 36 | #include "sysemu/runstate.h" |
03dd024f | 37 | #include "qemu/log.h" |
71461b0f | 38 | #include "hw/fw-path-provider.h" |
9fdf0c29 | 39 | #include "elf.h" |
1422e32d | 40 | #include "net/net.h" |
ad440b4a | 41 | #include "sysemu/device_tree.h" |
9c17d615 | 42 | #include "sysemu/cpus.h" |
b3946626 | 43 | #include "sysemu/hw_accel.h" |
e97c3636 | 44 | #include "kvm_ppc.h" |
c4b63b7c | 45 | #include "migration/misc.h" |
ca77ee28 | 46 | #include "migration/qemu-file-types.h" |
84a899de | 47 | #include "migration/global_state.h" |
f2a8f0a6 | 48 | #include "migration/register.h" |
2500fb42 | 49 | #include "migration/blocker.h" |
4be21d56 | 50 | #include "mmu-hash64.h" |
b4db5413 | 51 | #include "mmu-book3s-v3.h" |
7abd43ba | 52 | #include "cpu-models.h" |
2e5b09fd | 53 | #include "hw/core/cpu.h" |
9fdf0c29 DG |
54 | |
55 | #include "hw/boards.h" | |
0d09e41a | 56 | #include "hw/ppc/ppc.h" |
9fdf0c29 DG |
57 | #include "hw/loader.h" |
58 | ||
7804c353 | 59 | #include "hw/ppc/fdt.h" |
0d09e41a PB |
60 | #include "hw/ppc/spapr.h" |
61 | #include "hw/ppc/spapr_vio.h" | |
a27bd6c7 | 62 | #include "hw/qdev-properties.h" |
0d09e41a | 63 | #include "hw/pci-host/spapr.h" |
a2cb15b0 | 64 | #include "hw/pci/msi.h" |
9fdf0c29 | 65 | |
83c9f4ca | 66 | #include "hw/pci/pci.h" |
71461b0f AK |
67 | #include "hw/scsi/scsi.h" |
68 | #include "hw/virtio/virtio-scsi.h" | |
c4e13492 | 69 | #include "hw/virtio/vhost-scsi-common.h" |
f61b4bed | 70 | |
022c62cb | 71 | #include "exec/address-spaces.h" |
2309832a | 72 | #include "exec/ram_addr.h" |
35139a59 | 73 | #include "hw/usb.h" |
1de7afc9 | 74 | #include "qemu/config-file.h" |
135a129a | 75 | #include "qemu/error-report.h" |
2a6593cb | 76 | #include "trace.h" |
34316482 | 77 | #include "hw/nmi.h" |
6449da45 | 78 | #include "hw/intc/intc.h" |
890c2b77 | 79 | |
94a94e4c | 80 | #include "hw/ppc/spapr_cpu_core.h" |
2cc0e2e8 | 81 | #include "hw/mem/memory-device.h" |
0fb6bd07 | 82 | #include "hw/ppc/spapr_tpm_proxy.h" |
ee3a71e3 | 83 | #include "hw/ppc/spapr_nvdimm.h" |
68a27b20 | 84 | |
f041d6af GK |
85 | #include "monitor/monitor.h" |
86 | ||
9fdf0c29 DG |
87 | #include <libfdt.h> |
88 | ||
4d8d5467 BH |
89 | /* SLOF memory layout: |
90 | * | |
91 | * SLOF raw image loaded at 0, copies its romfs right below the flat | |
92 | * device-tree, then position SLOF itself 31M below that | |
93 | * | |
94 | * So we set FW_OVERHEAD to 40MB which should account for all of that | |
95 | * and more | |
96 | * | |
97 | * We load our kernel at 4M, leaving space for SLOF initial image | |
98 | */ | |
b7d1f77a | 99 | #define RTAS_MAX_ADDR 0x80000000 /* RTAS must stay below that */ |
a9f8ad8f DG |
100 | #define FW_MAX_SIZE 0x400000 |
101 | #define FW_FILE_NAME "slof.bin" | |
4d8d5467 BH |
102 | #define FW_OVERHEAD 0x2800000 |
103 | #define KERNEL_LOAD_ADDR FW_MAX_SIZE | |
a9f8ad8f | 104 | |
9943266e | 105 | #define MIN_RMA_SLOF (128 * MiB) |
9fdf0c29 | 106 | |
5c7adcf4 | 107 | #define PHANDLE_INTC 0x00001111 |
0c103f8e | 108 | |
5d0fb150 GK |
109 | /* These two functions implement the VCPU id numbering: one to compute them |
110 | * all and one to identify thread 0 of a VCORE. Any change to the first one | |
111 | * is likely to have an impact on the second one, so let's keep them close. | |
112 | */ | |
ce2918cb | 113 | static int spapr_vcpu_id(SpaprMachineState *spapr, int cpu_index) |
5d0fb150 | 114 | { |
fe6b6346 LX |
115 | MachineState *ms = MACHINE(spapr); |
116 | unsigned int smp_threads = ms->smp.threads; | |
117 | ||
1a5008fc | 118 | assert(spapr->vsmt); |
5d0fb150 GK |
119 | return |
120 | (cpu_index / smp_threads) * spapr->vsmt + cpu_index % smp_threads; | |
121 | } | |
ce2918cb | 122 | static bool spapr_is_thread0_in_vcore(SpaprMachineState *spapr, |
5d0fb150 GK |
123 | PowerPCCPU *cpu) |
124 | { | |
1a5008fc | 125 | assert(spapr->vsmt); |
5d0fb150 GK |
126 | return spapr_get_vcpu_id(cpu) % spapr->vsmt == 0; |
127 | } | |
128 | ||
46f7afa3 GK |
129 | static bool pre_2_10_vmstate_dummy_icp_needed(void *opaque) |
130 | { | |
131 | /* Dummy entries correspond to unused ICPState objects in older QEMUs, | |
132 | * and newer QEMUs don't even have them. In both cases, we don't want | |
133 | * to send anything on the wire. | |
134 | */ | |
135 | return false; | |
136 | } | |
137 | ||
138 | static const VMStateDescription pre_2_10_vmstate_dummy_icp = { | |
139 | .name = "icp/server", | |
140 | .version_id = 1, | |
141 | .minimum_version_id = 1, | |
142 | .needed = pre_2_10_vmstate_dummy_icp_needed, | |
143 | .fields = (VMStateField[]) { | |
144 | VMSTATE_UNUSED(4), /* uint32_t xirr */ | |
145 | VMSTATE_UNUSED(1), /* uint8_t pending_priority */ | |
146 | VMSTATE_UNUSED(1), /* uint8_t mfrr */ | |
147 | VMSTATE_END_OF_LIST() | |
148 | }, | |
149 | }; | |
150 | ||
151 | static void pre_2_10_vmstate_register_dummy_icp(int i) | |
152 | { | |
153 | vmstate_register(NULL, i, &pre_2_10_vmstate_dummy_icp, | |
154 | (void *)(uintptr_t) i); | |
155 | } | |
156 | ||
157 | static void pre_2_10_vmstate_unregister_dummy_icp(int i) | |
158 | { | |
159 | vmstate_unregister(NULL, &pre_2_10_vmstate_dummy_icp, | |
160 | (void *)(uintptr_t) i); | |
161 | } | |
162 | ||
ce2918cb | 163 | int spapr_max_server_number(SpaprMachineState *spapr) |
46f7afa3 | 164 | { |
fe6b6346 LX |
165 | MachineState *ms = MACHINE(spapr); |
166 | ||
1a5008fc | 167 | assert(spapr->vsmt); |
fe6b6346 | 168 | return DIV_ROUND_UP(ms->smp.max_cpus * spapr->vsmt, ms->smp.threads); |
46f7afa3 GK |
169 | } |
170 | ||
833d4668 AK |
171 | static int spapr_fixup_cpu_smt_dt(void *fdt, int offset, PowerPCCPU *cpu, |
172 | int smt_threads) | |
173 | { | |
174 | int i, ret = 0; | |
175 | uint32_t servers_prop[smt_threads]; | |
176 | uint32_t gservers_prop[smt_threads * 2]; | |
14bb4486 | 177 | int index = spapr_get_vcpu_id(cpu); |
833d4668 | 178 | |
d6e166c0 DG |
179 | if (cpu->compat_pvr) { |
180 | ret = fdt_setprop_cell(fdt, offset, "cpu-version", cpu->compat_pvr); | |
6d9412ea AK |
181 | if (ret < 0) { |
182 | return ret; | |
183 | } | |
184 | } | |
185 | ||
833d4668 AK |
186 | /* Build interrupt servers and gservers properties */ |
187 | for (i = 0; i < smt_threads; i++) { | |
188 | servers_prop[i] = cpu_to_be32(index + i); | |
189 | /* Hack, direct the group queues back to cpu 0 */ | |
190 | gservers_prop[i*2] = cpu_to_be32(index + i); | |
191 | gservers_prop[i*2 + 1] = 0; | |
192 | } | |
193 | ret = fdt_setprop(fdt, offset, "ibm,ppc-interrupt-server#s", | |
194 | servers_prop, sizeof(servers_prop)); | |
195 | if (ret < 0) { | |
196 | return ret; | |
197 | } | |
198 | ret = fdt_setprop(fdt, offset, "ibm,ppc-interrupt-gserver#s", | |
199 | gservers_prop, sizeof(gservers_prop)); | |
200 | ||
201 | return ret; | |
202 | } | |
203 | ||
99861ecb | 204 | static int spapr_fixup_cpu_numa_dt(void *fdt, int offset, PowerPCCPU *cpu) |
0da6f3fe | 205 | { |
14bb4486 | 206 | int index = spapr_get_vcpu_id(cpu); |
0da6f3fe BR |
207 | uint32_t associativity[] = {cpu_to_be32(0x5), |
208 | cpu_to_be32(0x0), | |
209 | cpu_to_be32(0x0), | |
210 | cpu_to_be32(0x0), | |
15f8b142 | 211 | cpu_to_be32(cpu->node_id), |
0da6f3fe BR |
212 | cpu_to_be32(index)}; |
213 | ||
214 | /* Advertise NUMA via ibm,associativity */ | |
99861ecb | 215 | return fdt_setprop(fdt, offset, "ibm,associativity", associativity, |
0da6f3fe | 216 | sizeof(associativity)); |
0da6f3fe BR |
217 | } |
218 | ||
91335a5e DG |
219 | static void spapr_dt_pa_features(SpaprMachineState *spapr, |
220 | PowerPCCPU *cpu, | |
221 | void *fdt, int offset) | |
86d5771a SB |
222 | { |
223 | uint8_t pa_features_206[] = { 6, 0, | |
224 | 0xf6, 0x1f, 0xc7, 0x00, 0x80, 0xc0 }; | |
225 | uint8_t pa_features_207[] = { 24, 0, | |
226 | 0xf6, 0x1f, 0xc7, 0xc0, 0x80, 0xf0, | |
227 | 0x80, 0x00, 0x00, 0x00, 0x00, 0x00, | |
228 | 0x00, 0x00, 0x00, 0x00, 0x80, 0x00, | |
229 | 0x80, 0x00, 0x80, 0x00, 0x00, 0x00 }; | |
9fb4541f SB |
230 | uint8_t pa_features_300[] = { 66, 0, |
231 | /* 0: MMU|FPU|SLB|RUN|DABR|NX, 1: fri[nzpm]|DABRX|SPRG3|SLB0|PP110 */ | |
232 | /* 2: VPM|DS205|PPR|DS202|DS206, 3: LSD|URG, SSO, 5: LE|CFAR|EB|LSQ */ | |
233 | 0xf6, 0x1f, 0xc7, 0xc0, 0x80, 0xf0, /* 0 - 5 */ | |
234 | /* 6: DS207 */ | |
235 | 0x80, 0x00, 0x00, 0x00, 0x00, 0x00, /* 6 - 11 */ | |
236 | /* 16: Vector */ | |
86d5771a | 237 | 0x00, 0x00, 0x00, 0x00, 0x80, 0x00, /* 12 - 17 */ |
9fb4541f | 238 | /* 18: Vec. Scalar, 20: Vec. XOR, 22: HTM */ |
9bf502fe | 239 | 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 18 - 23 */ |
9fb4541f SB |
240 | /* 24: Ext. Dec, 26: 64 bit ftrs, 28: PM ftrs */ |
241 | 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 24 - 29 */ | |
242 | /* 30: MMR, 32: LE atomic, 34: EBB + ext EBB */ | |
243 | 0x80, 0x00, 0x80, 0x00, 0xC0, 0x00, /* 30 - 35 */ | |
244 | /* 36: SPR SO, 38: Copy/Paste, 40: Radix MMU */ | |
245 | 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 36 - 41 */ | |
246 | /* 42: PM, 44: PC RA, 46: SC vec'd */ | |
247 | 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 42 - 47 */ | |
248 | /* 48: SIMD, 50: QP BFP, 52: String */ | |
249 | 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 48 - 53 */ | |
250 | /* 54: DecFP, 56: DecI, 58: SHA */ | |
251 | 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 54 - 59 */ | |
252 | /* 60: NM atomic, 62: RNG */ | |
253 | 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 60 - 65 */ | |
254 | }; | |
7abd43ba | 255 | uint8_t *pa_features = NULL; |
86d5771a SB |
256 | size_t pa_size; |
257 | ||
7abd43ba | 258 | if (ppc_check_compat(cpu, CPU_POWERPC_LOGICAL_2_06, 0, cpu->compat_pvr)) { |
86d5771a SB |
259 | pa_features = pa_features_206; |
260 | pa_size = sizeof(pa_features_206); | |
7abd43ba SJS |
261 | } |
262 | if (ppc_check_compat(cpu, CPU_POWERPC_LOGICAL_2_07, 0, cpu->compat_pvr)) { | |
86d5771a SB |
263 | pa_features = pa_features_207; |
264 | pa_size = sizeof(pa_features_207); | |
7abd43ba SJS |
265 | } |
266 | if (ppc_check_compat(cpu, CPU_POWERPC_LOGICAL_3_00, 0, cpu->compat_pvr)) { | |
86d5771a SB |
267 | pa_features = pa_features_300; |
268 | pa_size = sizeof(pa_features_300); | |
7abd43ba SJS |
269 | } |
270 | if (!pa_features) { | |
86d5771a SB |
271 | return; |
272 | } | |
273 | ||
26cd35b8 | 274 | if (ppc_hash64_has(cpu, PPC_HASH64_CI_LARGEPAGE)) { |
86d5771a SB |
275 | /* |
276 | * Note: we keep CI large pages off by default because a 64K capable | |
277 | * guest provisioned with large pages might otherwise try to map a qemu | |
278 | * framebuffer (or other kind of memory mapped PCI BAR) using 64K pages | |
279 | * even if that qemu runs on a 4k host. | |
280 | * We dd this bit back here if we are confident this is not an issue | |
281 | */ | |
282 | pa_features[3] |= 0x20; | |
283 | } | |
4e5fe368 | 284 | if ((spapr_get_cap(spapr, SPAPR_CAP_HTM) != 0) && pa_size > 24) { |
86d5771a SB |
285 | pa_features[24] |= 0x80; /* Transactional memory support */ |
286 | } | |
daa36379 | 287 | if (spapr->cas_pre_isa3_guest && pa_size > 40) { |
e957f6a9 SB |
288 | /* Workaround for broken kernels that attempt (guest) radix |
289 | * mode when they can't handle it, if they see the radix bit set | |
290 | * in pa-features. So hide it from them. */ | |
291 | pa_features[40 + 2] &= ~0x80; /* Radix MMU */ | |
292 | } | |
86d5771a SB |
293 | |
294 | _FDT((fdt_setprop(fdt, offset, "ibm,pa-features", pa_features, pa_size))); | |
295 | } | |
296 | ||
c86c1aff | 297 | static hwaddr spapr_node0_size(MachineState *machine) |
b082d65a | 298 | { |
aa570207 | 299 | if (machine->numa_state->num_nodes) { |
b082d65a | 300 | int i; |
aa570207 | 301 | for (i = 0; i < machine->numa_state->num_nodes; ++i) { |
7e721e7b TX |
302 | if (machine->numa_state->nodes[i].node_mem) { |
303 | return MIN(pow2floor(machine->numa_state->nodes[i].node_mem), | |
fb164994 | 304 | machine->ram_size); |
b082d65a AK |
305 | } |
306 | } | |
307 | } | |
fb164994 | 308 | return machine->ram_size; |
b082d65a AK |
309 | } |
310 | ||
a1d59c0f AK |
311 | static void add_str(GString *s, const gchar *s1) |
312 | { | |
313 | g_string_append_len(s, s1, strlen(s1) + 1); | |
314 | } | |
7f763a5d | 315 | |
91335a5e DG |
316 | static int spapr_dt_memory_node(void *fdt, int nodeid, hwaddr start, |
317 | hwaddr size) | |
26a8c353 AK |
318 | { |
319 | uint32_t associativity[] = { | |
320 | cpu_to_be32(0x4), /* length */ | |
321 | cpu_to_be32(0x0), cpu_to_be32(0x0), | |
c3b4f589 | 322 | cpu_to_be32(0x0), cpu_to_be32(nodeid) |
26a8c353 AK |
323 | }; |
324 | char mem_name[32]; | |
325 | uint64_t mem_reg_property[2]; | |
326 | int off; | |
327 | ||
328 | mem_reg_property[0] = cpu_to_be64(start); | |
329 | mem_reg_property[1] = cpu_to_be64(size); | |
330 | ||
3a17e38f | 331 | sprintf(mem_name, "memory@%" HWADDR_PRIx, start); |
26a8c353 AK |
332 | off = fdt_add_subnode(fdt, 0, mem_name); |
333 | _FDT(off); | |
334 | _FDT((fdt_setprop_string(fdt, off, "device_type", "memory"))); | |
335 | _FDT((fdt_setprop(fdt, off, "reg", mem_reg_property, | |
336 | sizeof(mem_reg_property)))); | |
337 | _FDT((fdt_setprop(fdt, off, "ibm,associativity", associativity, | |
338 | sizeof(associativity)))); | |
03d196b7 | 339 | return off; |
26a8c353 AK |
340 | } |
341 | ||
f47bd1c8 IM |
342 | static uint32_t spapr_pc_dimm_node(MemoryDeviceInfoList *list, ram_addr_t addr) |
343 | { | |
344 | MemoryDeviceInfoList *info; | |
345 | ||
346 | for (info = list; info; info = info->next) { | |
347 | MemoryDeviceInfo *value = info->value; | |
348 | ||
349 | if (value && value->type == MEMORY_DEVICE_INFO_KIND_DIMM) { | |
350 | PCDIMMDeviceInfo *pcdimm_info = value->u.dimm.data; | |
351 | ||
ccc2cef8 | 352 | if (addr >= pcdimm_info->addr && |
f47bd1c8 IM |
353 | addr < (pcdimm_info->addr + pcdimm_info->size)) { |
354 | return pcdimm_info->node; | |
355 | } | |
356 | } | |
357 | } | |
358 | ||
359 | return -1; | |
360 | } | |
361 | ||
a324d6f1 BR |
362 | struct sPAPRDrconfCellV2 { |
363 | uint32_t seq_lmbs; | |
364 | uint64_t base_addr; | |
365 | uint32_t drc_index; | |
366 | uint32_t aa_index; | |
367 | uint32_t flags; | |
368 | } QEMU_PACKED; | |
369 | ||
370 | typedef struct DrconfCellQueue { | |
371 | struct sPAPRDrconfCellV2 cell; | |
372 | QSIMPLEQ_ENTRY(DrconfCellQueue) entry; | |
373 | } DrconfCellQueue; | |
374 | ||
375 | static DrconfCellQueue * | |
376 | spapr_get_drconf_cell(uint32_t seq_lmbs, uint64_t base_addr, | |
377 | uint32_t drc_index, uint32_t aa_index, | |
378 | uint32_t flags) | |
03d196b7 | 379 | { |
a324d6f1 BR |
380 | DrconfCellQueue *elem; |
381 | ||
382 | elem = g_malloc0(sizeof(*elem)); | |
383 | elem->cell.seq_lmbs = cpu_to_be32(seq_lmbs); | |
384 | elem->cell.base_addr = cpu_to_be64(base_addr); | |
385 | elem->cell.drc_index = cpu_to_be32(drc_index); | |
386 | elem->cell.aa_index = cpu_to_be32(aa_index); | |
387 | elem->cell.flags = cpu_to_be32(flags); | |
388 | ||
389 | return elem; | |
390 | } | |
391 | ||
91335a5e DG |
392 | static int spapr_dt_dynamic_memory_v2(SpaprMachineState *spapr, void *fdt, |
393 | int offset, MemoryDeviceInfoList *dimms) | |
a324d6f1 | 394 | { |
b0c14ec4 | 395 | MachineState *machine = MACHINE(spapr); |
cc941111 | 396 | uint8_t *int_buf, *cur_index; |
a324d6f1 BR |
397 | int ret; |
398 | uint64_t lmb_size = SPAPR_MEMORY_BLOCK_SIZE; | |
399 | uint64_t addr, cur_addr, size; | |
b0c14ec4 DH |
400 | uint32_t nr_boot_lmbs = (machine->device_memory->base / lmb_size); |
401 | uint64_t mem_end = machine->device_memory->base + | |
402 | memory_region_size(&machine->device_memory->mr); | |
cc941111 | 403 | uint32_t node, buf_len, nr_entries = 0; |
ce2918cb | 404 | SpaprDrc *drc; |
a324d6f1 BR |
405 | DrconfCellQueue *elem, *next; |
406 | MemoryDeviceInfoList *info; | |
407 | QSIMPLEQ_HEAD(, DrconfCellQueue) drconf_queue | |
408 | = QSIMPLEQ_HEAD_INITIALIZER(drconf_queue); | |
409 | ||
410 | /* Entry to cover RAM and the gap area */ | |
411 | elem = spapr_get_drconf_cell(nr_boot_lmbs, 0, 0, -1, | |
412 | SPAPR_LMB_FLAGS_RESERVED | | |
413 | SPAPR_LMB_FLAGS_DRC_INVALID); | |
414 | QSIMPLEQ_INSERT_TAIL(&drconf_queue, elem, entry); | |
415 | nr_entries++; | |
416 | ||
b0c14ec4 | 417 | cur_addr = machine->device_memory->base; |
a324d6f1 BR |
418 | for (info = dimms; info; info = info->next) { |
419 | PCDIMMDeviceInfo *di = info->value->u.dimm.data; | |
420 | ||
421 | addr = di->addr; | |
422 | size = di->size; | |
423 | node = di->node; | |
424 | ||
ee3a71e3 SB |
425 | /* |
426 | * The NVDIMM area is hotpluggable after the NVDIMM is unplugged. The | |
427 | * area is marked hotpluggable in the next iteration for the bigger | |
428 | * chunk including the NVDIMM occupied area. | |
429 | */ | |
430 | if (info->value->type == MEMORY_DEVICE_INFO_KIND_NVDIMM) | |
431 | continue; | |
432 | ||
a324d6f1 BR |
433 | /* Entry for hot-pluggable area */ |
434 | if (cur_addr < addr) { | |
435 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, cur_addr / lmb_size); | |
436 | g_assert(drc); | |
437 | elem = spapr_get_drconf_cell((addr - cur_addr) / lmb_size, | |
438 | cur_addr, spapr_drc_index(drc), -1, 0); | |
439 | QSIMPLEQ_INSERT_TAIL(&drconf_queue, elem, entry); | |
440 | nr_entries++; | |
441 | } | |
442 | ||
443 | /* Entry for DIMM */ | |
444 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, addr / lmb_size); | |
445 | g_assert(drc); | |
446 | elem = spapr_get_drconf_cell(size / lmb_size, addr, | |
447 | spapr_drc_index(drc), node, | |
448 | SPAPR_LMB_FLAGS_ASSIGNED); | |
449 | QSIMPLEQ_INSERT_TAIL(&drconf_queue, elem, entry); | |
450 | nr_entries++; | |
451 | cur_addr = addr + size; | |
452 | } | |
453 | ||
454 | /* Entry for remaining hotpluggable area */ | |
455 | if (cur_addr < mem_end) { | |
456 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, cur_addr / lmb_size); | |
457 | g_assert(drc); | |
458 | elem = spapr_get_drconf_cell((mem_end - cur_addr) / lmb_size, | |
459 | cur_addr, spapr_drc_index(drc), -1, 0); | |
460 | QSIMPLEQ_INSERT_TAIL(&drconf_queue, elem, entry); | |
461 | nr_entries++; | |
462 | } | |
463 | ||
464 | buf_len = nr_entries * sizeof(struct sPAPRDrconfCellV2) + sizeof(uint32_t); | |
465 | int_buf = cur_index = g_malloc0(buf_len); | |
466 | *(uint32_t *)int_buf = cpu_to_be32(nr_entries); | |
467 | cur_index += sizeof(nr_entries); | |
468 | ||
469 | QSIMPLEQ_FOREACH_SAFE(elem, &drconf_queue, entry, next) { | |
470 | memcpy(cur_index, &elem->cell, sizeof(elem->cell)); | |
471 | cur_index += sizeof(elem->cell); | |
472 | QSIMPLEQ_REMOVE(&drconf_queue, elem, DrconfCellQueue, entry); | |
473 | g_free(elem); | |
474 | } | |
475 | ||
476 | ret = fdt_setprop(fdt, offset, "ibm,dynamic-memory-v2", int_buf, buf_len); | |
477 | g_free(int_buf); | |
478 | if (ret < 0) { | |
479 | return -1; | |
480 | } | |
481 | return 0; | |
482 | } | |
483 | ||
91335a5e | 484 | static int spapr_dt_dynamic_memory(SpaprMachineState *spapr, void *fdt, |
a324d6f1 BR |
485 | int offset, MemoryDeviceInfoList *dimms) |
486 | { | |
b0c14ec4 | 487 | MachineState *machine = MACHINE(spapr); |
a324d6f1 | 488 | int i, ret; |
03d196b7 | 489 | uint64_t lmb_size = SPAPR_MEMORY_BLOCK_SIZE; |
0c9269a5 | 490 | uint32_t device_lmb_start = machine->device_memory->base / lmb_size; |
b0c14ec4 DH |
491 | uint32_t nr_lmbs = (machine->device_memory->base + |
492 | memory_region_size(&machine->device_memory->mr)) / | |
d0e5a8f2 | 493 | lmb_size; |
03d196b7 | 494 | uint32_t *int_buf, *cur_index, buf_len; |
16c25aef | 495 | |
ef001f06 TH |
496 | /* |
497 | * Allocate enough buffer size to fit in ibm,dynamic-memory | |
ef001f06 | 498 | */ |
a324d6f1 | 499 | buf_len = (nr_lmbs * SPAPR_DR_LMB_LIST_ENTRY_SIZE + 1) * sizeof(uint32_t); |
03d196b7 | 500 | cur_index = int_buf = g_malloc0(buf_len); |
03d196b7 BR |
501 | int_buf[0] = cpu_to_be32(nr_lmbs); |
502 | cur_index++; | |
503 | for (i = 0; i < nr_lmbs; i++) { | |
d0e5a8f2 | 504 | uint64_t addr = i * lmb_size; |
03d196b7 BR |
505 | uint32_t *dynamic_memory = cur_index; |
506 | ||
0c9269a5 | 507 | if (i >= device_lmb_start) { |
ce2918cb | 508 | SpaprDrc *drc; |
d0e5a8f2 | 509 | |
fbf55397 | 510 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, i); |
d0e5a8f2 | 511 | g_assert(drc); |
d0e5a8f2 BR |
512 | |
513 | dynamic_memory[0] = cpu_to_be32(addr >> 32); | |
514 | dynamic_memory[1] = cpu_to_be32(addr & 0xffffffff); | |
0b55aa91 | 515 | dynamic_memory[2] = cpu_to_be32(spapr_drc_index(drc)); |
d0e5a8f2 | 516 | dynamic_memory[3] = cpu_to_be32(0); /* reserved */ |
f47bd1c8 | 517 | dynamic_memory[4] = cpu_to_be32(spapr_pc_dimm_node(dimms, addr)); |
d0e5a8f2 BR |
518 | if (memory_region_present(get_system_memory(), addr)) { |
519 | dynamic_memory[5] = cpu_to_be32(SPAPR_LMB_FLAGS_ASSIGNED); | |
520 | } else { | |
521 | dynamic_memory[5] = cpu_to_be32(0); | |
522 | } | |
03d196b7 | 523 | } else { |
d0e5a8f2 BR |
524 | /* |
525 | * LMB information for RMA, boot time RAM and gap b/n RAM and | |
0c9269a5 | 526 | * device memory region -- all these are marked as reserved |
d0e5a8f2 BR |
527 | * and as having no valid DRC. |
528 | */ | |
529 | dynamic_memory[0] = cpu_to_be32(addr >> 32); | |
530 | dynamic_memory[1] = cpu_to_be32(addr & 0xffffffff); | |
531 | dynamic_memory[2] = cpu_to_be32(0); | |
532 | dynamic_memory[3] = cpu_to_be32(0); /* reserved */ | |
533 | dynamic_memory[4] = cpu_to_be32(-1); | |
534 | dynamic_memory[5] = cpu_to_be32(SPAPR_LMB_FLAGS_RESERVED | | |
535 | SPAPR_LMB_FLAGS_DRC_INVALID); | |
03d196b7 BR |
536 | } |
537 | ||
538 | cur_index += SPAPR_DR_LMB_LIST_ENTRY_SIZE; | |
539 | } | |
540 | ret = fdt_setprop(fdt, offset, "ibm,dynamic-memory", int_buf, buf_len); | |
a324d6f1 | 541 | g_free(int_buf); |
03d196b7 | 542 | if (ret < 0) { |
a324d6f1 BR |
543 | return -1; |
544 | } | |
545 | return 0; | |
546 | } | |
547 | ||
548 | /* | |
549 | * Adds ibm,dynamic-reconfiguration-memory node. | |
550 | * Refer to docs/specs/ppc-spapr-hotplug.txt for the documentation | |
551 | * of this device tree node. | |
552 | */ | |
91335a5e DG |
553 | static int spapr_dt_dynamic_reconfiguration_memory(SpaprMachineState *spapr, |
554 | void *fdt) | |
a324d6f1 BR |
555 | { |
556 | MachineState *machine = MACHINE(spapr); | |
aa570207 | 557 | int nb_numa_nodes = machine->numa_state->num_nodes; |
a324d6f1 BR |
558 | int ret, i, offset; |
559 | uint64_t lmb_size = SPAPR_MEMORY_BLOCK_SIZE; | |
560 | uint32_t prop_lmb_size[] = {0, cpu_to_be32(lmb_size)}; | |
561 | uint32_t *int_buf, *cur_index, buf_len; | |
562 | int nr_nodes = nb_numa_nodes ? nb_numa_nodes : 1; | |
563 | MemoryDeviceInfoList *dimms = NULL; | |
564 | ||
565 | /* | |
0c9269a5 | 566 | * Don't create the node if there is no device memory |
a324d6f1 BR |
567 | */ |
568 | if (machine->ram_size == machine->maxram_size) { | |
569 | return 0; | |
570 | } | |
571 | ||
572 | offset = fdt_add_subnode(fdt, 0, "ibm,dynamic-reconfiguration-memory"); | |
573 | ||
574 | ret = fdt_setprop(fdt, offset, "ibm,lmb-size", prop_lmb_size, | |
575 | sizeof(prop_lmb_size)); | |
576 | if (ret < 0) { | |
577 | return ret; | |
578 | } | |
579 | ||
580 | ret = fdt_setprop_cell(fdt, offset, "ibm,memory-flags-mask", 0xff); | |
581 | if (ret < 0) { | |
582 | return ret; | |
583 | } | |
584 | ||
585 | ret = fdt_setprop_cell(fdt, offset, "ibm,memory-preservation-time", 0x0); | |
586 | if (ret < 0) { | |
587 | return ret; | |
588 | } | |
589 | ||
590 | /* ibm,dynamic-memory or ibm,dynamic-memory-v2 */ | |
2cc0e2e8 | 591 | dimms = qmp_memory_device_list(); |
a324d6f1 | 592 | if (spapr_ovec_test(spapr->ov5_cas, OV5_DRMEM_V2)) { |
91335a5e | 593 | ret = spapr_dt_dynamic_memory_v2(spapr, fdt, offset, dimms); |
a324d6f1 | 594 | } else { |
91335a5e | 595 | ret = spapr_dt_dynamic_memory(spapr, fdt, offset, dimms); |
a324d6f1 BR |
596 | } |
597 | qapi_free_MemoryDeviceInfoList(dimms); | |
598 | ||
599 | if (ret < 0) { | |
600 | return ret; | |
03d196b7 BR |
601 | } |
602 | ||
603 | /* ibm,associativity-lookup-arrays */ | |
a324d6f1 BR |
604 | buf_len = (nr_nodes * 4 + 2) * sizeof(uint32_t); |
605 | cur_index = int_buf = g_malloc0(buf_len); | |
6663864e | 606 | int_buf[0] = cpu_to_be32(nr_nodes); |
03d196b7 BR |
607 | int_buf[1] = cpu_to_be32(4); /* Number of entries per associativity list */ |
608 | cur_index += 2; | |
6663864e | 609 | for (i = 0; i < nr_nodes; i++) { |
03d196b7 BR |
610 | uint32_t associativity[] = { |
611 | cpu_to_be32(0x0), | |
612 | cpu_to_be32(0x0), | |
613 | cpu_to_be32(0x0), | |
614 | cpu_to_be32(i) | |
615 | }; | |
616 | memcpy(cur_index, associativity, sizeof(associativity)); | |
617 | cur_index += 4; | |
618 | } | |
619 | ret = fdt_setprop(fdt, offset, "ibm,associativity-lookup-arrays", int_buf, | |
620 | (cur_index - int_buf) * sizeof(uint32_t)); | |
03d196b7 | 621 | g_free(int_buf); |
a324d6f1 | 622 | |
03d196b7 BR |
623 | return ret; |
624 | } | |
625 | ||
91335a5e | 626 | static int spapr_dt_memory(SpaprMachineState *spapr, void *fdt) |
6787d27b | 627 | { |
fa523f0d | 628 | MachineState *machine = MACHINE(spapr); |
ce2918cb | 629 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(spapr); |
fa523f0d DG |
630 | hwaddr mem_start, node_size; |
631 | int i, nb_nodes = machine->numa_state->num_nodes; | |
632 | NodeInfo *nodes = machine->numa_state->nodes; | |
633 | ||
634 | for (i = 0, mem_start = 0; i < nb_nodes; ++i) { | |
635 | if (!nodes[i].node_mem) { | |
636 | continue; | |
637 | } | |
638 | if (mem_start >= machine->ram_size) { | |
639 | node_size = 0; | |
640 | } else { | |
641 | node_size = nodes[i].node_mem; | |
642 | if (node_size > machine->ram_size - mem_start) { | |
643 | node_size = machine->ram_size - mem_start; | |
644 | } | |
645 | } | |
646 | if (!mem_start) { | |
647 | /* spapr_machine_init() checks for rma_size <= node0_size | |
648 | * already */ | |
91335a5e | 649 | spapr_dt_memory_node(fdt, i, 0, spapr->rma_size); |
fa523f0d DG |
650 | mem_start += spapr->rma_size; |
651 | node_size -= spapr->rma_size; | |
652 | } | |
653 | for ( ; node_size; ) { | |
654 | hwaddr sizetmp = pow2floor(node_size); | |
655 | ||
656 | /* mem_start != 0 here */ | |
657 | if (ctzl(mem_start) < ctzl(sizetmp)) { | |
658 | sizetmp = 1ULL << ctzl(mem_start); | |
659 | } | |
660 | ||
91335a5e | 661 | spapr_dt_memory_node(fdt, i, mem_start, sizetmp); |
fa523f0d DG |
662 | node_size -= sizetmp; |
663 | mem_start += sizetmp; | |
664 | } | |
665 | } | |
6787d27b MR |
666 | |
667 | /* Generate ibm,dynamic-reconfiguration-memory node if required */ | |
fa523f0d DG |
668 | if (spapr_ovec_test(spapr->ov5_cas, OV5_DRCONF_MEMORY)) { |
669 | int ret; | |
670 | ||
6787d27b | 671 | g_assert(smc->dr_lmb_enabled); |
91335a5e | 672 | ret = spapr_dt_dynamic_reconfiguration_memory(spapr, fdt); |
417ece33 | 673 | if (ret) { |
9b6c1da5 | 674 | return ret; |
417ece33 | 675 | } |
6787d27b MR |
676 | } |
677 | ||
fa523f0d DG |
678 | return 0; |
679 | } | |
680 | ||
91335a5e DG |
681 | static void spapr_dt_cpu(CPUState *cs, void *fdt, int offset, |
682 | SpaprMachineState *spapr) | |
fa523f0d DG |
683 | { |
684 | MachineState *ms = MACHINE(spapr); | |
685 | PowerPCCPU *cpu = POWERPC_CPU(cs); | |
686 | CPUPPCState *env = &cpu->env; | |
687 | PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cs); | |
688 | int index = spapr_get_vcpu_id(cpu); | |
689 | uint32_t segs[] = {cpu_to_be32(28), cpu_to_be32(40), | |
690 | 0xffffffff, 0xffffffff}; | |
691 | uint32_t tbfreq = kvm_enabled() ? kvmppc_get_tbfreq() | |
692 | : SPAPR_TIMEBASE_FREQ; | |
693 | uint32_t cpufreq = kvm_enabled() ? kvmppc_get_clockfreq() : 1000000000; | |
694 | uint32_t page_sizes_prop[64]; | |
695 | size_t page_sizes_prop_size; | |
696 | unsigned int smp_threads = ms->smp.threads; | |
697 | uint32_t vcpus_per_socket = smp_threads * ms->smp.cores; | |
698 | uint32_t pft_size_prop[] = {0, cpu_to_be32(spapr->htab_shift)}; | |
699 | int compat_smt = MIN(smp_threads, ppc_compat_max_vthreads(cpu)); | |
700 | SpaprDrc *drc; | |
701 | int drc_index; | |
702 | uint32_t radix_AP_encodings[PPC_PAGE_SIZES_MAX_SZ]; | |
703 | int i; | |
704 | ||
705 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_CPU, index); | |
706 | if (drc) { | |
707 | drc_index = spapr_drc_index(drc); | |
708 | _FDT((fdt_setprop_cell(fdt, offset, "ibm,my-drc-index", drc_index))); | |
709 | } | |
710 | ||
711 | _FDT((fdt_setprop_cell(fdt, offset, "reg", index))); | |
712 | _FDT((fdt_setprop_string(fdt, offset, "device_type", "cpu"))); | |
713 | ||
714 | _FDT((fdt_setprop_cell(fdt, offset, "cpu-version", env->spr[SPR_PVR]))); | |
715 | _FDT((fdt_setprop_cell(fdt, offset, "d-cache-block-size", | |
716 | env->dcache_line_size))); | |
717 | _FDT((fdt_setprop_cell(fdt, offset, "d-cache-line-size", | |
718 | env->dcache_line_size))); | |
719 | _FDT((fdt_setprop_cell(fdt, offset, "i-cache-block-size", | |
720 | env->icache_line_size))); | |
721 | _FDT((fdt_setprop_cell(fdt, offset, "i-cache-line-size", | |
722 | env->icache_line_size))); | |
723 | ||
724 | if (pcc->l1_dcache_size) { | |
725 | _FDT((fdt_setprop_cell(fdt, offset, "d-cache-size", | |
726 | pcc->l1_dcache_size))); | |
727 | } else { | |
728 | warn_report("Unknown L1 dcache size for cpu"); | |
729 | } | |
730 | if (pcc->l1_icache_size) { | |
731 | _FDT((fdt_setprop_cell(fdt, offset, "i-cache-size", | |
732 | pcc->l1_icache_size))); | |
733 | } else { | |
734 | warn_report("Unknown L1 icache size for cpu"); | |
735 | } | |
736 | ||
737 | _FDT((fdt_setprop_cell(fdt, offset, "timebase-frequency", tbfreq))); | |
738 | _FDT((fdt_setprop_cell(fdt, offset, "clock-frequency", cpufreq))); | |
739 | _FDT((fdt_setprop_cell(fdt, offset, "slb-size", cpu->hash64_opts->slb_size))); | |
740 | _FDT((fdt_setprop_cell(fdt, offset, "ibm,slb-size", cpu->hash64_opts->slb_size))); | |
741 | _FDT((fdt_setprop_string(fdt, offset, "status", "okay"))); | |
742 | _FDT((fdt_setprop(fdt, offset, "64-bit", NULL, 0))); | |
743 | ||
744 | if (env->spr_cb[SPR_PURR].oea_read) { | |
745 | _FDT((fdt_setprop_cell(fdt, offset, "ibm,purr", 1))); | |
746 | } | |
747 | if (env->spr_cb[SPR_SPURR].oea_read) { | |
748 | _FDT((fdt_setprop_cell(fdt, offset, "ibm,spurr", 1))); | |
749 | } | |
a324d6f1 | 750 | |
fa523f0d DG |
751 | if (ppc_hash64_has(cpu, PPC_HASH64_1TSEG)) { |
752 | _FDT((fdt_setprop(fdt, offset, "ibm,processor-segment-sizes", | |
753 | segs, sizeof(segs)))); | |
a324d6f1 BR |
754 | } |
755 | ||
fa523f0d DG |
756 | /* Advertise VSX (vector extensions) if available |
757 | * 1 == VMX / Altivec available | |
758 | * 2 == VSX available | |
759 | * | |
760 | * Only CPUs for which we create core types in spapr_cpu_core.c | |
761 | * are possible, and all of those have VMX */ | |
762 | if (spapr_get_cap(spapr, SPAPR_CAP_VSX) != 0) { | |
763 | _FDT((fdt_setprop_cell(fdt, offset, "ibm,vmx", 2))); | |
764 | } else { | |
765 | _FDT((fdt_setprop_cell(fdt, offset, "ibm,vmx", 1))); | |
766 | } | |
a324d6f1 | 767 | |
fa523f0d DG |
768 | /* Advertise DFP (Decimal Floating Point) if available |
769 | * 0 / no property == no DFP | |
770 | * 1 == DFP available */ | |
771 | if (spapr_get_cap(spapr, SPAPR_CAP_DFP) != 0) { | |
772 | _FDT((fdt_setprop_cell(fdt, offset, "ibm,dfp", 1))); | |
a324d6f1 BR |
773 | } |
774 | ||
fa523f0d DG |
775 | page_sizes_prop_size = ppc_create_page_sizes_prop(cpu, page_sizes_prop, |
776 | sizeof(page_sizes_prop)); | |
777 | if (page_sizes_prop_size) { | |
778 | _FDT((fdt_setprop(fdt, offset, "ibm,segment-page-sizes", | |
779 | page_sizes_prop, page_sizes_prop_size))); | |
a324d6f1 BR |
780 | } |
781 | ||
91335a5e | 782 | spapr_dt_pa_features(spapr, cpu, fdt, offset); |
fa523f0d DG |
783 | |
784 | _FDT((fdt_setprop_cell(fdt, offset, "ibm,chip-id", | |
785 | cs->cpu_index / vcpus_per_socket))); | |
786 | ||
787 | _FDT((fdt_setprop(fdt, offset, "ibm,pft-size", | |
788 | pft_size_prop, sizeof(pft_size_prop)))); | |
789 | ||
790 | if (ms->numa_state->num_nodes > 1) { | |
791 | _FDT(spapr_fixup_cpu_numa_dt(fdt, offset, cpu)); | |
a324d6f1 BR |
792 | } |
793 | ||
fa523f0d DG |
794 | _FDT(spapr_fixup_cpu_smt_dt(fdt, offset, cpu, compat_smt)); |
795 | ||
796 | if (pcc->radix_page_info) { | |
797 | for (i = 0; i < pcc->radix_page_info->count; i++) { | |
798 | radix_AP_encodings[i] = | |
799 | cpu_to_be32(pcc->radix_page_info->entries[i]); | |
800 | } | |
801 | _FDT((fdt_setprop(fdt, offset, "ibm,processor-radix-AP-encodings", | |
802 | radix_AP_encodings, | |
803 | pcc->radix_page_info->count * | |
804 | sizeof(radix_AP_encodings[0])))); | |
a324d6f1 | 805 | } |
a324d6f1 | 806 | |
fa523f0d DG |
807 | /* |
808 | * We set this property to let the guest know that it can use the large | |
809 | * decrementer and its width in bits. | |
810 | */ | |
811 | if (spapr_get_cap(spapr, SPAPR_CAP_LARGE_DECREMENTER) != SPAPR_CAP_OFF) | |
812 | _FDT((fdt_setprop_u32(fdt, offset, "ibm,dec-bits", | |
813 | pcc->lrg_decr_bits))); | |
814 | } | |
815 | ||
91335a5e | 816 | static void spapr_dt_cpus(void *fdt, SpaprMachineState *spapr) |
fa523f0d DG |
817 | { |
818 | CPUState **rev; | |
819 | CPUState *cs; | |
820 | int n_cpus; | |
821 | int cpus_offset; | |
822 | char *nodename; | |
823 | int i; | |
824 | ||
825 | cpus_offset = fdt_add_subnode(fdt, 0, "cpus"); | |
826 | _FDT(cpus_offset); | |
827 | _FDT((fdt_setprop_cell(fdt, cpus_offset, "#address-cells", 0x1))); | |
828 | _FDT((fdt_setprop_cell(fdt, cpus_offset, "#size-cells", 0x0))); | |
829 | ||
830 | /* | |
831 | * We walk the CPUs in reverse order to ensure that CPU DT nodes | |
832 | * created by fdt_add_subnode() end up in the right order in FDT | |
833 | * for the guest kernel the enumerate the CPUs correctly. | |
834 | * | |
835 | * The CPU list cannot be traversed in reverse order, so we need | |
836 | * to do extra work. | |
837 | */ | |
838 | n_cpus = 0; | |
839 | rev = NULL; | |
840 | CPU_FOREACH(cs) { | |
841 | rev = g_renew(CPUState *, rev, n_cpus + 1); | |
842 | rev[n_cpus++] = cs; | |
03d196b7 BR |
843 | } |
844 | ||
fa523f0d DG |
845 | for (i = n_cpus - 1; i >= 0; i--) { |
846 | CPUState *cs = rev[i]; | |
847 | PowerPCCPU *cpu = POWERPC_CPU(cs); | |
848 | int index = spapr_get_vcpu_id(cpu); | |
849 | DeviceClass *dc = DEVICE_GET_CLASS(cs); | |
850 | int offset; | |
851 | ||
852 | if (!spapr_is_thread0_in_vcore(spapr, cpu)) { | |
853 | continue; | |
854 | } | |
855 | ||
856 | nodename = g_strdup_printf("%s@%x", dc->fw_name, index); | |
857 | offset = fdt_add_subnode(fdt, cpus_offset, nodename); | |
858 | g_free(nodename); | |
859 | _FDT(offset); | |
91335a5e | 860 | spapr_dt_cpu(cs, fdt, offset, spapr); |
03d196b7 | 861 | } |
a324d6f1 | 862 | |
fa523f0d | 863 | g_free(rev); |
03d196b7 BR |
864 | } |
865 | ||
91335a5e | 866 | static int spapr_dt_rng(void *fdt) |
6787d27b | 867 | { |
fa523f0d DG |
868 | int node; |
869 | int ret; | |
6787d27b | 870 | |
fa523f0d DG |
871 | node = qemu_fdt_add_subnode(fdt, "/ibm,platform-facilities"); |
872 | if (node <= 0) { | |
873 | return -1; | |
6787d27b | 874 | } |
fa523f0d DG |
875 | ret = fdt_setprop_string(fdt, node, "device_type", |
876 | "ibm,platform-facilities"); | |
877 | ret |= fdt_setprop_cell(fdt, node, "#address-cells", 0x1); | |
878 | ret |= fdt_setprop_cell(fdt, node, "#size-cells", 0x0); | |
6787d27b | 879 | |
fa523f0d DG |
880 | node = fdt_add_subnode(fdt, node, "ibm,random-v1"); |
881 | if (node <= 0) { | |
882 | return -1; | |
417ece33 | 883 | } |
fa523f0d DG |
884 | ret |= fdt_setprop_string(fdt, node, "compatible", "ibm,random"); |
885 | ||
886 | return ret ? -1 : 0; | |
6787d27b MR |
887 | } |
888 | ||
ce2918cb | 889 | static void spapr_dt_rtas(SpaprMachineState *spapr, void *fdt) |
3f5dabce | 890 | { |
fe6b6346 | 891 | MachineState *ms = MACHINE(spapr); |
3f5dabce DG |
892 | int rtas; |
893 | GString *hypertas = g_string_sized_new(256); | |
894 | GString *qemu_hypertas = g_string_sized_new(256); | |
895 | uint32_t refpoints[] = { cpu_to_be32(0x4), cpu_to_be32(0x4) }; | |
0c9269a5 | 896 | uint64_t max_device_addr = MACHINE(spapr)->device_memory->base + |
b0c14ec4 | 897 | memory_region_size(&MACHINE(spapr)->device_memory->mr); |
3f5dabce | 898 | uint32_t lrdr_capacity[] = { |
0c9269a5 DH |
899 | cpu_to_be32(max_device_addr >> 32), |
900 | cpu_to_be32(max_device_addr & 0xffffffff), | |
3f5dabce | 901 | 0, cpu_to_be32(SPAPR_MEMORY_BLOCK_SIZE), |
fe6b6346 | 902 | cpu_to_be32(ms->smp.max_cpus / ms->smp.threads), |
3f5dabce | 903 | }; |
ec132efa | 904 | uint32_t maxdomain = cpu_to_be32(spapr->gpu_numa_id > 1 ? 1 : 0); |
da9f80fb SP |
905 | uint32_t maxdomains[] = { |
906 | cpu_to_be32(4), | |
ec132efa AK |
907 | maxdomain, |
908 | maxdomain, | |
909 | maxdomain, | |
910 | cpu_to_be32(spapr->gpu_numa_id), | |
da9f80fb | 911 | }; |
3f5dabce DG |
912 | |
913 | _FDT(rtas = fdt_add_subnode(fdt, 0, "rtas")); | |
914 | ||
915 | /* hypertas */ | |
916 | add_str(hypertas, "hcall-pft"); | |
917 | add_str(hypertas, "hcall-term"); | |
918 | add_str(hypertas, "hcall-dabr"); | |
919 | add_str(hypertas, "hcall-interrupt"); | |
920 | add_str(hypertas, "hcall-tce"); | |
921 | add_str(hypertas, "hcall-vio"); | |
922 | add_str(hypertas, "hcall-splpar"); | |
10741314 | 923 | add_str(hypertas, "hcall-join"); |
3f5dabce DG |
924 | add_str(hypertas, "hcall-bulk"); |
925 | add_str(hypertas, "hcall-set-mode"); | |
926 | add_str(hypertas, "hcall-sprg0"); | |
927 | add_str(hypertas, "hcall-copy"); | |
928 | add_str(hypertas, "hcall-debug"); | |
c24ba3d0 | 929 | add_str(hypertas, "hcall-vphn"); |
3f5dabce DG |
930 | add_str(qemu_hypertas, "hcall-memop1"); |
931 | ||
932 | if (!kvm_enabled() || kvmppc_spapr_use_multitce()) { | |
933 | add_str(hypertas, "hcall-multi-tce"); | |
934 | } | |
30f4b05b DG |
935 | |
936 | if (spapr->resize_hpt != SPAPR_RESIZE_HPT_DISABLED) { | |
937 | add_str(hypertas, "hcall-hpt-resize"); | |
938 | } | |
939 | ||
3f5dabce DG |
940 | _FDT(fdt_setprop(fdt, rtas, "ibm,hypertas-functions", |
941 | hypertas->str, hypertas->len)); | |
942 | g_string_free(hypertas, TRUE); | |
943 | _FDT(fdt_setprop(fdt, rtas, "qemu,hypertas-functions", | |
944 | qemu_hypertas->str, qemu_hypertas->len)); | |
945 | g_string_free(qemu_hypertas, TRUE); | |
946 | ||
947 | _FDT(fdt_setprop(fdt, rtas, "ibm,associativity-reference-points", | |
948 | refpoints, sizeof(refpoints))); | |
949 | ||
da9f80fb SP |
950 | _FDT(fdt_setprop(fdt, rtas, "ibm,max-associativity-domains", |
951 | maxdomains, sizeof(maxdomains))); | |
952 | ||
0e236d34 NP |
953 | /* |
954 | * FWNMI reserves RTAS_ERROR_LOG_MAX for the machine check error log, | |
955 | * and 16 bytes per CPU for system reset error log plus an extra 8 bytes. | |
956 | * | |
957 | * The system reset requirements are driven by existing Linux and PowerVM | |
958 | * implementation which (contrary to PAPR) saves r3 in the error log | |
959 | * structure like machine check, so Linux expects to find the saved r3 | |
960 | * value at the address in r3 upon FWNMI-enabled sreset interrupt (and | |
961 | * does not look at the error value). | |
962 | * | |
963 | * System reset interrupts are not subject to interlock like machine | |
964 | * check, so this memory area could be corrupted if the sreset is | |
965 | * interrupted by a machine check (or vice versa) if it was shared. To | |
966 | * prevent this, system reset uses per-CPU areas for the sreset save | |
967 | * area. A system reset that interrupts a system reset handler could | |
968 | * still overwrite this area, but Linux doesn't try to recover in that | |
969 | * case anyway. | |
970 | * | |
971 | * The extra 8 bytes is required because Linux's FWNMI error log check | |
972 | * is off-by-one. | |
973 | */ | |
974 | _FDT(fdt_setprop_cell(fdt, rtas, "rtas-size", RTAS_ERROR_LOG_MAX + | |
975 | ms->smp.max_cpus * sizeof(uint64_t)*2 + sizeof(uint64_t))); | |
3f5dabce DG |
976 | _FDT(fdt_setprop_cell(fdt, rtas, "rtas-error-log-max", |
977 | RTAS_ERROR_LOG_MAX)); | |
978 | _FDT(fdt_setprop_cell(fdt, rtas, "rtas-event-scan-rate", | |
979 | RTAS_EVENT_SCAN_RATE)); | |
980 | ||
4f441474 DG |
981 | g_assert(msi_nonbroken); |
982 | _FDT(fdt_setprop(fdt, rtas, "ibm,change-msix-capable", NULL, 0)); | |
3f5dabce DG |
983 | |
984 | /* | |
985 | * According to PAPR, rtas ibm,os-term does not guarantee a return | |
986 | * back to the guest cpu. | |
987 | * | |
988 | * While an additional ibm,extended-os-term property indicates | |
989 | * that rtas call return will always occur. Set this property. | |
990 | */ | |
991 | _FDT(fdt_setprop(fdt, rtas, "ibm,extended-os-term", NULL, 0)); | |
992 | ||
993 | _FDT(fdt_setprop(fdt, rtas, "ibm,lrdr-capacity", | |
994 | lrdr_capacity, sizeof(lrdr_capacity))); | |
995 | ||
996 | spapr_dt_rtas_tokens(fdt, rtas); | |
997 | } | |
998 | ||
db592b5b CLG |
999 | /* |
1000 | * Prepare ibm,arch-vec-5-platform-support, which indicates the MMU | |
1001 | * and the XIVE features that the guest may request and thus the valid | |
1002 | * values for bytes 23..26 of option vector 5: | |
1003 | */ | |
ce2918cb | 1004 | static void spapr_dt_ov5_platform_support(SpaprMachineState *spapr, void *fdt, |
db592b5b | 1005 | int chosen) |
9fb4541f | 1006 | { |
545d6e2b SJS |
1007 | PowerPCCPU *first_ppc_cpu = POWERPC_CPU(first_cpu); |
1008 | ||
f2b14e3a | 1009 | char val[2 * 4] = { |
ca62823b | 1010 | 23, 0x00, /* XICS / XIVE mode */ |
9fb4541f SB |
1011 | 24, 0x00, /* Hash/Radix, filled in below. */ |
1012 | 25, 0x00, /* Hash options: Segment Tables == no, GTSE == no. */ | |
1013 | 26, 0x40, /* Radix options: GTSE == yes. */ | |
1014 | }; | |
1015 | ||
ca62823b DG |
1016 | if (spapr->irq->xics && spapr->irq->xive) { |
1017 | val[1] = SPAPR_OV5_XIVE_BOTH; | |
1018 | } else if (spapr->irq->xive) { | |
1019 | val[1] = SPAPR_OV5_XIVE_EXPLOIT; | |
1020 | } else { | |
1021 | assert(spapr->irq->xics); | |
1022 | val[1] = SPAPR_OV5_XIVE_LEGACY; | |
1023 | } | |
1024 | ||
7abd43ba SJS |
1025 | if (!ppc_check_compat(first_ppc_cpu, CPU_POWERPC_LOGICAL_3_00, 0, |
1026 | first_ppc_cpu->compat_pvr)) { | |
db592b5b CLG |
1027 | /* |
1028 | * If we're in a pre POWER9 compat mode then the guest should | |
1029 | * do hash and use the legacy interrupt mode | |
1030 | */ | |
ca62823b | 1031 | val[1] = SPAPR_OV5_XIVE_LEGACY; /* XICS */ |
7abd43ba SJS |
1032 | val[3] = 0x00; /* Hash */ |
1033 | } else if (kvm_enabled()) { | |
9fb4541f | 1034 | if (kvmppc_has_cap_mmu_radix() && kvmppc_has_cap_mmu_hash_v3()) { |
f2b14e3a | 1035 | val[3] = 0x80; /* OV5_MMU_BOTH */ |
9fb4541f | 1036 | } else if (kvmppc_has_cap_mmu_radix()) { |
f2b14e3a | 1037 | val[3] = 0x40; /* OV5_MMU_RADIX_300 */ |
9fb4541f | 1038 | } else { |
f2b14e3a | 1039 | val[3] = 0x00; /* Hash */ |
9fb4541f SB |
1040 | } |
1041 | } else { | |
7abd43ba SJS |
1042 | /* V3 MMU supports both hash and radix in tcg (with dynamic switching) */ |
1043 | val[3] = 0xC0; | |
9fb4541f SB |
1044 | } |
1045 | _FDT(fdt_setprop(fdt, chosen, "ibm,arch-vec-5-platform-support", | |
1046 | val, sizeof(val))); | |
1047 | } | |
1048 | ||
1e0e1108 | 1049 | static void spapr_dt_chosen(SpaprMachineState *spapr, void *fdt, bool reset) |
7c866c6a DG |
1050 | { |
1051 | MachineState *machine = MACHINE(spapr); | |
6c3829a2 | 1052 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(machine); |
7c866c6a | 1053 | int chosen; |
7c866c6a DG |
1054 | |
1055 | _FDT(chosen = fdt_add_subnode(fdt, 0, "chosen")); | |
1056 | ||
1e0e1108 DG |
1057 | if (reset) { |
1058 | const char *boot_device = machine->boot_order; | |
1059 | char *stdout_path = spapr_vio_stdout_path(spapr->vio_bus); | |
1060 | size_t cb = 0; | |
1061 | char *bootlist = get_boot_devices_list(&cb); | |
1062 | ||
1063 | if (machine->kernel_cmdline && machine->kernel_cmdline[0]) { | |
1064 | _FDT(fdt_setprop_string(fdt, chosen, "bootargs", | |
1065 | machine->kernel_cmdline)); | |
1066 | } | |
7c866c6a | 1067 | |
1e0e1108 DG |
1068 | if (spapr->initrd_size) { |
1069 | _FDT(fdt_setprop_cell(fdt, chosen, "linux,initrd-start", | |
1070 | spapr->initrd_base)); | |
1071 | _FDT(fdt_setprop_cell(fdt, chosen, "linux,initrd-end", | |
1072 | spapr->initrd_base + spapr->initrd_size)); | |
1073 | } | |
7c866c6a | 1074 | |
1e0e1108 DG |
1075 | if (spapr->kernel_size) { |
1076 | uint64_t kprop[2] = { cpu_to_be64(spapr->kernel_addr), | |
1077 | cpu_to_be64(spapr->kernel_size) }; | |
7c866c6a | 1078 | |
1e0e1108 | 1079 | _FDT(fdt_setprop(fdt, chosen, "qemu,boot-kernel", |
7c866c6a | 1080 | &kprop, sizeof(kprop))); |
1e0e1108 DG |
1081 | if (spapr->kernel_le) { |
1082 | _FDT(fdt_setprop(fdt, chosen, "qemu,boot-kernel-le", NULL, 0)); | |
1083 | } | |
7c866c6a | 1084 | } |
1e0e1108 DG |
1085 | if (boot_menu) { |
1086 | _FDT((fdt_setprop_cell(fdt, chosen, "qemu,boot-menu", boot_menu))); | |
1087 | } | |
1088 | _FDT(fdt_setprop_cell(fdt, chosen, "qemu,graphic-width", graphic_width)); | |
1089 | _FDT(fdt_setprop_cell(fdt, chosen, "qemu,graphic-height", graphic_height)); | |
1090 | _FDT(fdt_setprop_cell(fdt, chosen, "qemu,graphic-depth", graphic_depth)); | |
7c866c6a | 1091 | |
1e0e1108 DG |
1092 | if (cb && bootlist) { |
1093 | int i; | |
7c866c6a | 1094 | |
1e0e1108 DG |
1095 | for (i = 0; i < cb; i++) { |
1096 | if (bootlist[i] == '\n') { | |
1097 | bootlist[i] = ' '; | |
1098 | } | |
7c866c6a | 1099 | } |
1e0e1108 | 1100 | _FDT(fdt_setprop_string(fdt, chosen, "qemu,boot-list", bootlist)); |
7c866c6a | 1101 | } |
7c866c6a | 1102 | |
1e0e1108 DG |
1103 | if (boot_device && strlen(boot_device)) { |
1104 | _FDT(fdt_setprop_string(fdt, chosen, "qemu,boot-device", boot_device)); | |
1105 | } | |
1106 | ||
1107 | if (!spapr->has_graphics && stdout_path) { | |
1108 | /* | |
1109 | * "linux,stdout-path" and "stdout" properties are | |
1110 | * deprecated by linux kernel. New platforms should only | |
1111 | * use the "stdout-path" property. Set the new property | |
1112 | * and continue using older property to remain compatible | |
1113 | * with the existing firmware. | |
1114 | */ | |
1115 | _FDT(fdt_setprop_string(fdt, chosen, "linux,stdout-path", stdout_path)); | |
1116 | _FDT(fdt_setprop_string(fdt, chosen, "stdout-path", stdout_path)); | |
1117 | } | |
7c866c6a | 1118 | |
90ee4e01 | 1119 | /* |
1e0e1108 DG |
1120 | * We can deal with BAR reallocation just fine, advertise it |
1121 | * to the guest | |
90ee4e01 | 1122 | */ |
1e0e1108 DG |
1123 | if (smc->linux_pci_probe) { |
1124 | _FDT(fdt_setprop_cell(fdt, chosen, "linux,pci-probe-only", 0)); | |
1125 | } | |
7c866c6a | 1126 | |
1e0e1108 | 1127 | spapr_dt_ov5_platform_support(spapr, fdt, chosen); |
6c3829a2 | 1128 | |
1e0e1108 DG |
1129 | g_free(stdout_path); |
1130 | g_free(bootlist); | |
1131 | } | |
9fb4541f | 1132 | |
91335a5e | 1133 | _FDT(spapr_dt_ovec(fdt, chosen, spapr->ov5_cas, "ibm,architecture-vec-5")); |
7c866c6a DG |
1134 | } |
1135 | ||
ce2918cb | 1136 | static void spapr_dt_hypervisor(SpaprMachineState *spapr, void *fdt) |
fca5f2dc DG |
1137 | { |
1138 | /* The /hypervisor node isn't in PAPR - this is a hack to allow PR | |
1139 | * KVM to work under pHyp with some guest co-operation */ | |
1140 | int hypervisor; | |
1141 | uint8_t hypercall[16]; | |
1142 | ||
1143 | _FDT(hypervisor = fdt_add_subnode(fdt, 0, "hypervisor")); | |
1144 | /* indicate KVM hypercall interface */ | |
1145 | _FDT(fdt_setprop_string(fdt, hypervisor, "compatible", "linux,kvm")); | |
1146 | if (kvmppc_has_cap_fixup_hcalls()) { | |
1147 | /* | |
1148 | * Older KVM versions with older guest kernels were broken | |
1149 | * with the magic page, don't allow the guest to map it. | |
1150 | */ | |
1151 | if (!kvmppc_get_hypercall(first_cpu->env_ptr, hypercall, | |
1152 | sizeof(hypercall))) { | |
1153 | _FDT(fdt_setprop(fdt, hypervisor, "hcall-instructions", | |
1154 | hypercall, sizeof(hypercall))); | |
1155 | } | |
1156 | } | |
1157 | } | |
1158 | ||
0c21e073 | 1159 | void *spapr_build_fdt(SpaprMachineState *spapr, bool reset, size_t space) |
a3467baa | 1160 | { |
c86c1aff | 1161 | MachineState *machine = MACHINE(spapr); |
3c0c47e3 | 1162 | MachineClass *mc = MACHINE_GET_CLASS(machine); |
ce2918cb | 1163 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(machine); |
7c866c6a | 1164 | int ret; |
a3467baa | 1165 | void *fdt; |
ce2918cb | 1166 | SpaprPhbState *phb; |
398a0bd5 | 1167 | char *buf; |
a3467baa | 1168 | |
97b32a6a DG |
1169 | fdt = g_malloc0(space); |
1170 | _FDT((fdt_create_empty_tree(fdt, space))); | |
a3467baa | 1171 | |
398a0bd5 DG |
1172 | /* Root node */ |
1173 | _FDT(fdt_setprop_string(fdt, 0, "device_type", "chrp")); | |
1174 | _FDT(fdt_setprop_string(fdt, 0, "model", "IBM pSeries (emulated by qemu)")); | |
1175 | _FDT(fdt_setprop_string(fdt, 0, "compatible", "qemu,pseries")); | |
1176 | ||
0a794529 | 1177 | /* Guest UUID & Name*/ |
398a0bd5 | 1178 | buf = qemu_uuid_unparse_strdup(&qemu_uuid); |
398a0bd5 DG |
1179 | _FDT(fdt_setprop_string(fdt, 0, "vm,uuid", buf)); |
1180 | if (qemu_uuid_set) { | |
1181 | _FDT(fdt_setprop_string(fdt, 0, "system-id", buf)); | |
1182 | } | |
1183 | g_free(buf); | |
1184 | ||
1185 | if (qemu_get_vm_name()) { | |
1186 | _FDT(fdt_setprop_string(fdt, 0, "ibm,partition-name", | |
1187 | qemu_get_vm_name())); | |
1188 | } | |
1189 | ||
0a794529 DG |
1190 | /* Host Model & Serial Number */ |
1191 | if (spapr->host_model) { | |
1192 | _FDT(fdt_setprop_string(fdt, 0, "host-model", spapr->host_model)); | |
1193 | } else if (smc->broken_host_serial_model && kvmppc_get_host_model(&buf)) { | |
1194 | _FDT(fdt_setprop_string(fdt, 0, "host-model", buf)); | |
1195 | g_free(buf); | |
1196 | } | |
1197 | ||
1198 | if (spapr->host_serial) { | |
1199 | _FDT(fdt_setprop_string(fdt, 0, "host-serial", spapr->host_serial)); | |
1200 | } else if (smc->broken_host_serial_model && kvmppc_get_host_serial(&buf)) { | |
1201 | _FDT(fdt_setprop_string(fdt, 0, "host-serial", buf)); | |
1202 | g_free(buf); | |
1203 | } | |
1204 | ||
398a0bd5 DG |
1205 | _FDT(fdt_setprop_cell(fdt, 0, "#address-cells", 2)); |
1206 | _FDT(fdt_setprop_cell(fdt, 0, "#size-cells", 2)); | |
4040ab72 | 1207 | |
fc7e0765 | 1208 | /* /interrupt controller */ |
05289273 | 1209 | spapr_irq_dt(spapr, spapr_max_server_number(spapr), fdt, PHANDLE_INTC); |
fc7e0765 | 1210 | |
91335a5e | 1211 | ret = spapr_dt_memory(spapr, fdt); |
e8f986fc | 1212 | if (ret < 0) { |
ce9863b7 | 1213 | error_report("couldn't setup memory nodes in fdt"); |
e8f986fc | 1214 | exit(1); |
7f763a5d DG |
1215 | } |
1216 | ||
bf5a6696 DG |
1217 | /* /vdevice */ |
1218 | spapr_dt_vdevice(spapr->vio_bus, fdt); | |
4040ab72 | 1219 | |
4d9392be | 1220 | if (object_resolve_path_type("", TYPE_SPAPR_RNG, NULL)) { |
91335a5e | 1221 | ret = spapr_dt_rng(fdt); |
4d9392be | 1222 | if (ret < 0) { |
ce9863b7 | 1223 | error_report("could not set up rng device in the fdt"); |
4d9392be TH |
1224 | exit(1); |
1225 | } | |
1226 | } | |
1227 | ||
3384f95c | 1228 | QLIST_FOREACH(phb, &spapr->phbs, list) { |
8cbe71ec | 1229 | ret = spapr_dt_phb(spapr, phb, PHANDLE_INTC, fdt, NULL); |
da34fed7 TH |
1230 | if (ret < 0) { |
1231 | error_report("couldn't setup PCI devices in fdt"); | |
1232 | exit(1); | |
1233 | } | |
3384f95c DG |
1234 | } |
1235 | ||
91335a5e | 1236 | spapr_dt_cpus(fdt, spapr); |
6e806cc3 | 1237 | |
c20d332a | 1238 | if (smc->dr_lmb_enabled) { |
9e7d38e8 | 1239 | _FDT(spapr_dt_drc(fdt, 0, NULL, SPAPR_DR_CONNECTOR_TYPE_LMB)); |
c20d332a BR |
1240 | } |
1241 | ||
c5514d0e | 1242 | if (mc->has_hotpluggable_cpus) { |
af81cf32 | 1243 | int offset = fdt_path_offset(fdt, "/cpus"); |
9e7d38e8 | 1244 | ret = spapr_dt_drc(fdt, offset, NULL, SPAPR_DR_CONNECTOR_TYPE_CPU); |
af81cf32 BR |
1245 | if (ret < 0) { |
1246 | error_report("Couldn't set up CPU DR device tree properties"); | |
1247 | exit(1); | |
1248 | } | |
1249 | } | |
1250 | ||
ffb1e275 | 1251 | /* /event-sources */ |
ffbb1705 | 1252 | spapr_dt_events(spapr, fdt); |
ffb1e275 | 1253 | |
3f5dabce DG |
1254 | /* /rtas */ |
1255 | spapr_dt_rtas(spapr, fdt); | |
1256 | ||
7c866c6a | 1257 | /* /chosen */ |
1e0e1108 | 1258 | spapr_dt_chosen(spapr, fdt, reset); |
cf6e5223 | 1259 | |
fca5f2dc DG |
1260 | /* /hypervisor */ |
1261 | if (kvm_enabled()) { | |
1262 | spapr_dt_hypervisor(spapr, fdt); | |
1263 | } | |
1264 | ||
cf6e5223 | 1265 | /* Build memory reserve map */ |
a49f62b9 AK |
1266 | if (reset) { |
1267 | if (spapr->kernel_size) { | |
87262806 AK |
1268 | _FDT((fdt_add_mem_rsv(fdt, spapr->kernel_addr, |
1269 | spapr->kernel_size))); | |
a49f62b9 AK |
1270 | } |
1271 | if (spapr->initrd_size) { | |
1272 | _FDT((fdt_add_mem_rsv(fdt, spapr->initrd_base, | |
1273 | spapr->initrd_size))); | |
1274 | } | |
cf6e5223 DG |
1275 | } |
1276 | ||
3998ccd0 | 1277 | if (smc->dr_phb_enabled) { |
9e7d38e8 | 1278 | ret = spapr_dt_drc(fdt, 0, NULL, SPAPR_DR_CONNECTOR_TYPE_PHB); |
3998ccd0 NF |
1279 | if (ret < 0) { |
1280 | error_report("Couldn't set up PHB DR device tree properties"); | |
1281 | exit(1); | |
1282 | } | |
1283 | } | |
1284 | ||
ee3a71e3 SB |
1285 | /* NVDIMM devices */ |
1286 | if (mc->nvdimm_supported) { | |
1287 | spapr_dt_persistent_memory(fdt); | |
1288 | } | |
1289 | ||
997b6cfc | 1290 | return fdt; |
9fdf0c29 DG |
1291 | } |
1292 | ||
1293 | static uint64_t translate_kernel_address(void *opaque, uint64_t addr) | |
1294 | { | |
87262806 AK |
1295 | SpaprMachineState *spapr = opaque; |
1296 | ||
1297 | return (addr & 0x0fffffff) + spapr->kernel_addr; | |
9fdf0c29 DG |
1298 | } |
1299 | ||
1d1be34d DG |
1300 | static void emulate_spapr_hypercall(PPCVirtualHypervisor *vhyp, |
1301 | PowerPCCPU *cpu) | |
9fdf0c29 | 1302 | { |
1b14670a AF |
1303 | CPUPPCState *env = &cpu->env; |
1304 | ||
8d04fb55 JK |
1305 | /* The TCG path should also be holding the BQL at this point */ |
1306 | g_assert(qemu_mutex_iothread_locked()); | |
1307 | ||
efcb9383 DG |
1308 | if (msr_pr) { |
1309 | hcall_dprintf("Hypercall made with MSR[PR]=1\n"); | |
1310 | env->gpr[3] = H_PRIVILEGE; | |
1311 | } else { | |
aa100fa4 | 1312 | env->gpr[3] = spapr_hypercall(cpu, env->gpr[3], &env->gpr[4]); |
efcb9383 | 1313 | } |
9fdf0c29 DG |
1314 | } |
1315 | ||
00fd075e BH |
1316 | struct LPCRSyncState { |
1317 | target_ulong value; | |
1318 | target_ulong mask; | |
1319 | }; | |
1320 | ||
1321 | static void do_lpcr_sync(CPUState *cs, run_on_cpu_data arg) | |
1322 | { | |
1323 | struct LPCRSyncState *s = arg.host_ptr; | |
1324 | PowerPCCPU *cpu = POWERPC_CPU(cs); | |
1325 | CPUPPCState *env = &cpu->env; | |
1326 | target_ulong lpcr; | |
1327 | ||
1328 | cpu_synchronize_state(cs); | |
1329 | lpcr = env->spr[SPR_LPCR]; | |
1330 | lpcr &= ~s->mask; | |
1331 | lpcr |= s->value; | |
1332 | ppc_store_lpcr(cpu, lpcr); | |
1333 | } | |
1334 | ||
1335 | void spapr_set_all_lpcrs(target_ulong value, target_ulong mask) | |
1336 | { | |
1337 | CPUState *cs; | |
1338 | struct LPCRSyncState s = { | |
1339 | .value = value, | |
1340 | .mask = mask | |
1341 | }; | |
1342 | CPU_FOREACH(cs) { | |
1343 | run_on_cpu(cs, do_lpcr_sync, RUN_ON_CPU_HOST_PTR(&s)); | |
1344 | } | |
1345 | } | |
1346 | ||
79825f4d | 1347 | static void spapr_get_pate(PPCVirtualHypervisor *vhyp, ppc_v3_pate_t *entry) |
9861bb3e | 1348 | { |
ce2918cb | 1349 | SpaprMachineState *spapr = SPAPR_MACHINE(vhyp); |
9861bb3e | 1350 | |
79825f4d BH |
1351 | /* Copy PATE1:GR into PATE0:HR */ |
1352 | entry->dw0 = spapr->patb_entry & PATE0_HR; | |
1353 | entry->dw1 = spapr->patb_entry; | |
9861bb3e SJS |
1354 | } |
1355 | ||
e6b8fd24 SMJ |
1356 | #define HPTE(_table, _i) (void *)(((uint64_t *)(_table)) + ((_i) * 2)) |
1357 | #define HPTE_VALID(_hpte) (tswap64(*((uint64_t *)(_hpte))) & HPTE64_V_VALID) | |
1358 | #define HPTE_DIRTY(_hpte) (tswap64(*((uint64_t *)(_hpte))) & HPTE64_V_HPTE_DIRTY) | |
1359 | #define CLEAN_HPTE(_hpte) ((*(uint64_t *)(_hpte)) &= tswap64(~HPTE64_V_HPTE_DIRTY)) | |
1360 | #define DIRTY_HPTE(_hpte) ((*(uint64_t *)(_hpte)) |= tswap64(HPTE64_V_HPTE_DIRTY)) | |
1361 | ||
715c5407 DG |
1362 | /* |
1363 | * Get the fd to access the kernel htab, re-opening it if necessary | |
1364 | */ | |
ce2918cb | 1365 | static int get_htab_fd(SpaprMachineState *spapr) |
715c5407 | 1366 | { |
14b0d748 GK |
1367 | Error *local_err = NULL; |
1368 | ||
715c5407 DG |
1369 | if (spapr->htab_fd >= 0) { |
1370 | return spapr->htab_fd; | |
1371 | } | |
1372 | ||
14b0d748 | 1373 | spapr->htab_fd = kvmppc_get_htab_fd(false, 0, &local_err); |
715c5407 | 1374 | if (spapr->htab_fd < 0) { |
14b0d748 | 1375 | error_report_err(local_err); |
715c5407 DG |
1376 | } |
1377 | ||
1378 | return spapr->htab_fd; | |
1379 | } | |
1380 | ||
ce2918cb | 1381 | void close_htab_fd(SpaprMachineState *spapr) |
715c5407 DG |
1382 | { |
1383 | if (spapr->htab_fd >= 0) { | |
1384 | close(spapr->htab_fd); | |
1385 | } | |
1386 | spapr->htab_fd = -1; | |
1387 | } | |
1388 | ||
e57ca75c DG |
1389 | static hwaddr spapr_hpt_mask(PPCVirtualHypervisor *vhyp) |
1390 | { | |
ce2918cb | 1391 | SpaprMachineState *spapr = SPAPR_MACHINE(vhyp); |
e57ca75c DG |
1392 | |
1393 | return HTAB_SIZE(spapr) / HASH_PTEG_SIZE_64 - 1; | |
1394 | } | |
1395 | ||
1ec26c75 GK |
1396 | static target_ulong spapr_encode_hpt_for_kvm_pr(PPCVirtualHypervisor *vhyp) |
1397 | { | |
ce2918cb | 1398 | SpaprMachineState *spapr = SPAPR_MACHINE(vhyp); |
1ec26c75 GK |
1399 | |
1400 | assert(kvm_enabled()); | |
1401 | ||
1402 | if (!spapr->htab) { | |
1403 | return 0; | |
1404 | } | |
1405 | ||
1406 | return (target_ulong)(uintptr_t)spapr->htab | (spapr->htab_shift - 18); | |
1407 | } | |
1408 | ||
e57ca75c DG |
1409 | static const ppc_hash_pte64_t *spapr_map_hptes(PPCVirtualHypervisor *vhyp, |
1410 | hwaddr ptex, int n) | |
1411 | { | |
ce2918cb | 1412 | SpaprMachineState *spapr = SPAPR_MACHINE(vhyp); |
e57ca75c DG |
1413 | hwaddr pte_offset = ptex * HASH_PTE_SIZE_64; |
1414 | ||
1415 | if (!spapr->htab) { | |
1416 | /* | |
1417 | * HTAB is controlled by KVM. Fetch into temporary buffer | |
1418 | */ | |
1419 | ppc_hash_pte64_t *hptes = g_malloc(n * HASH_PTE_SIZE_64); | |
1420 | kvmppc_read_hptes(hptes, ptex, n); | |
1421 | return hptes; | |
1422 | } | |
1423 | ||
1424 | /* | |
1425 | * HTAB is controlled by QEMU. Just point to the internally | |
1426 | * accessible PTEG. | |
1427 | */ | |
1428 | return (const ppc_hash_pte64_t *)(spapr->htab + pte_offset); | |
1429 | } | |
1430 | ||
1431 | static void spapr_unmap_hptes(PPCVirtualHypervisor *vhyp, | |
1432 | const ppc_hash_pte64_t *hptes, | |
1433 | hwaddr ptex, int n) | |
1434 | { | |
ce2918cb | 1435 | SpaprMachineState *spapr = SPAPR_MACHINE(vhyp); |
e57ca75c DG |
1436 | |
1437 | if (!spapr->htab) { | |
1438 | g_free((void *)hptes); | |
1439 | } | |
1440 | ||
1441 | /* Nothing to do for qemu managed HPT */ | |
1442 | } | |
1443 | ||
a2dd4e83 BH |
1444 | void spapr_store_hpte(PowerPCCPU *cpu, hwaddr ptex, |
1445 | uint64_t pte0, uint64_t pte1) | |
e57ca75c | 1446 | { |
a2dd4e83 | 1447 | SpaprMachineState *spapr = SPAPR_MACHINE(cpu->vhyp); |
e57ca75c DG |
1448 | hwaddr offset = ptex * HASH_PTE_SIZE_64; |
1449 | ||
1450 | if (!spapr->htab) { | |
1451 | kvmppc_write_hpte(ptex, pte0, pte1); | |
1452 | } else { | |
3054b0ca BH |
1453 | if (pte0 & HPTE64_V_VALID) { |
1454 | stq_p(spapr->htab + offset + HASH_PTE_SIZE_64 / 2, pte1); | |
1455 | /* | |
1456 | * When setting valid, we write PTE1 first. This ensures | |
1457 | * proper synchronization with the reading code in | |
1458 | * ppc_hash64_pteg_search() | |
1459 | */ | |
1460 | smp_wmb(); | |
1461 | stq_p(spapr->htab + offset, pte0); | |
1462 | } else { | |
1463 | stq_p(spapr->htab + offset, pte0); | |
1464 | /* | |
1465 | * When clearing it we set PTE0 first. This ensures proper | |
1466 | * synchronization with the reading code in | |
1467 | * ppc_hash64_pteg_search() | |
1468 | */ | |
1469 | smp_wmb(); | |
1470 | stq_p(spapr->htab + offset + HASH_PTE_SIZE_64 / 2, pte1); | |
1471 | } | |
e57ca75c DG |
1472 | } |
1473 | } | |
1474 | ||
a2dd4e83 BH |
1475 | static void spapr_hpte_set_c(PPCVirtualHypervisor *vhyp, hwaddr ptex, |
1476 | uint64_t pte1) | |
1477 | { | |
1478 | hwaddr offset = ptex * HASH_PTE_SIZE_64 + 15; | |
1479 | SpaprMachineState *spapr = SPAPR_MACHINE(vhyp); | |
1480 | ||
1481 | if (!spapr->htab) { | |
1482 | /* There should always be a hash table when this is called */ | |
1483 | error_report("spapr_hpte_set_c called with no hash table !"); | |
1484 | return; | |
1485 | } | |
1486 | ||
1487 | /* The HW performs a non-atomic byte update */ | |
1488 | stb_p(spapr->htab + offset, (pte1 & 0xff) | 0x80); | |
1489 | } | |
1490 | ||
1491 | static void spapr_hpte_set_r(PPCVirtualHypervisor *vhyp, hwaddr ptex, | |
1492 | uint64_t pte1) | |
1493 | { | |
1494 | hwaddr offset = ptex * HASH_PTE_SIZE_64 + 14; | |
1495 | SpaprMachineState *spapr = SPAPR_MACHINE(vhyp); | |
1496 | ||
1497 | if (!spapr->htab) { | |
1498 | /* There should always be a hash table when this is called */ | |
1499 | error_report("spapr_hpte_set_r called with no hash table !"); | |
1500 | return; | |
1501 | } | |
1502 | ||
1503 | /* The HW performs a non-atomic byte update */ | |
1504 | stb_p(spapr->htab + offset, ((pte1 >> 8) & 0xff) | 0x01); | |
1505 | } | |
1506 | ||
0b0b8310 | 1507 | int spapr_hpt_shift_for_ramsize(uint64_t ramsize) |
8dfe8e7f DG |
1508 | { |
1509 | int shift; | |
1510 | ||
1511 | /* We aim for a hash table of size 1/128 the size of RAM (rounded | |
1512 | * up). The PAPR recommendation is actually 1/64 of RAM size, but | |
1513 | * that's much more than is needed for Linux guests */ | |
1514 | shift = ctz64(pow2ceil(ramsize)) - 7; | |
1515 | shift = MAX(shift, 18); /* Minimum architected size */ | |
1516 | shift = MIN(shift, 46); /* Maximum architected size */ | |
1517 | return shift; | |
1518 | } | |
1519 | ||
ce2918cb | 1520 | void spapr_free_hpt(SpaprMachineState *spapr) |
06ec79e8 BR |
1521 | { |
1522 | g_free(spapr->htab); | |
1523 | spapr->htab = NULL; | |
1524 | spapr->htab_shift = 0; | |
1525 | close_htab_fd(spapr); | |
1526 | } | |
1527 | ||
ce2918cb | 1528 | void spapr_reallocate_hpt(SpaprMachineState *spapr, int shift, |
2772cf6b | 1529 | Error **errp) |
7f763a5d | 1530 | { |
c5f54f3e DG |
1531 | long rc; |
1532 | ||
1533 | /* Clean up any HPT info from a previous boot */ | |
06ec79e8 | 1534 | spapr_free_hpt(spapr); |
c5f54f3e DG |
1535 | |
1536 | rc = kvmppc_reset_htab(shift); | |
1537 | if (rc < 0) { | |
1538 | /* kernel-side HPT needed, but couldn't allocate one */ | |
1539 | error_setg_errno(errp, errno, | |
1540 | "Failed to allocate KVM HPT of order %d (try smaller maxmem?)", | |
1541 | shift); | |
1542 | /* This is almost certainly fatal, but if the caller really | |
1543 | * wants to carry on with shift == 0, it's welcome to try */ | |
1544 | } else if (rc > 0) { | |
1545 | /* kernel-side HPT allocated */ | |
1546 | if (rc != shift) { | |
1547 | error_setg(errp, | |
1548 | "Requested order %d HPT, but kernel allocated order %ld (try smaller maxmem?)", | |
1549 | shift, rc); | |
7735feda BR |
1550 | } |
1551 | ||
7f763a5d | 1552 | spapr->htab_shift = shift; |
c18ad9a5 | 1553 | spapr->htab = NULL; |
b817772a | 1554 | } else { |
c5f54f3e DG |
1555 | /* kernel-side HPT not needed, allocate in userspace instead */ |
1556 | size_t size = 1ULL << shift; | |
1557 | int i; | |
b817772a | 1558 | |
c5f54f3e DG |
1559 | spapr->htab = qemu_memalign(size, size); |
1560 | if (!spapr->htab) { | |
1561 | error_setg_errno(errp, errno, | |
1562 | "Could not allocate HPT of order %d", shift); | |
1563 | return; | |
7735feda BR |
1564 | } |
1565 | ||
c5f54f3e DG |
1566 | memset(spapr->htab, 0, size); |
1567 | spapr->htab_shift = shift; | |
e6b8fd24 | 1568 | |
c5f54f3e DG |
1569 | for (i = 0; i < size / HASH_PTE_SIZE_64; i++) { |
1570 | DIRTY_HPTE(HPTE(spapr->htab, i)); | |
e6b8fd24 | 1571 | } |
7f763a5d | 1572 | } |
ee4d9ecc | 1573 | /* We're setting up a hash table, so that means we're not radix */ |
176dccee | 1574 | spapr->patb_entry = 0; |
00fd075e | 1575 | spapr_set_all_lpcrs(0, LPCR_HR | LPCR_UPRT); |
9fdf0c29 DG |
1576 | } |
1577 | ||
8897ea5a | 1578 | void spapr_setup_hpt(SpaprMachineState *spapr) |
b4db5413 | 1579 | { |
2772cf6b DG |
1580 | int hpt_shift; |
1581 | ||
087820e3 | 1582 | if (spapr->resize_hpt == SPAPR_RESIZE_HPT_DISABLED) { |
2772cf6b DG |
1583 | hpt_shift = spapr_hpt_shift_for_ramsize(MACHINE(spapr)->maxram_size); |
1584 | } else { | |
768a20f3 DG |
1585 | uint64_t current_ram_size; |
1586 | ||
1587 | current_ram_size = MACHINE(spapr)->ram_size + get_plugged_memory_size(); | |
1588 | hpt_shift = spapr_hpt_shift_for_ramsize(current_ram_size); | |
2772cf6b DG |
1589 | } |
1590 | spapr_reallocate_hpt(spapr, hpt_shift, &error_fatal); | |
1591 | ||
8897ea5a | 1592 | if (kvm_enabled()) { |
6a84737c DG |
1593 | hwaddr vrma_limit = kvmppc_vrma_limit(spapr->htab_shift); |
1594 | ||
8897ea5a DG |
1595 | /* Check our RMA fits in the possible VRMA */ |
1596 | if (vrma_limit < spapr->rma_size) { | |
1597 | error_report("Unable to create %" HWADDR_PRIu | |
1598 | "MiB RMA (VRMA only allows %" HWADDR_PRIu "MiB", | |
1599 | spapr->rma_size / MiB, vrma_limit / MiB); | |
1600 | exit(EXIT_FAILURE); | |
1601 | } | |
b4db5413 | 1602 | } |
b4db5413 SJS |
1603 | } |
1604 | ||
82512483 GK |
1605 | static int spapr_reset_drcs(Object *child, void *opaque) |
1606 | { | |
ce2918cb DG |
1607 | SpaprDrc *drc = |
1608 | (SpaprDrc *) object_dynamic_cast(child, | |
82512483 GK |
1609 | TYPE_SPAPR_DR_CONNECTOR); |
1610 | ||
1611 | if (drc) { | |
1612 | spapr_drc_reset(drc); | |
1613 | } | |
1614 | ||
1615 | return 0; | |
1616 | } | |
1617 | ||
a0628599 | 1618 | static void spapr_machine_reset(MachineState *machine) |
a3467baa | 1619 | { |
ce2918cb | 1620 | SpaprMachineState *spapr = SPAPR_MACHINE(machine); |
182735ef | 1621 | PowerPCCPU *first_ppc_cpu; |
744a928c | 1622 | hwaddr fdt_addr; |
997b6cfc DG |
1623 | void *fdt; |
1624 | int rc; | |
259186a7 | 1625 | |
905db916 | 1626 | kvmppc_svm_off(&error_fatal); |
9f6edd06 | 1627 | spapr_caps_apply(spapr); |
33face6b | 1628 | |
1481fe5f LV |
1629 | first_ppc_cpu = POWERPC_CPU(first_cpu); |
1630 | if (kvm_enabled() && kvmppc_has_cap_mmu_radix() && | |
ad99d04c DG |
1631 | ppc_type_check_compat(machine->cpu_type, CPU_POWERPC_LOGICAL_3_00, 0, |
1632 | spapr->max_compat_pvr)) { | |
79825f4d BH |
1633 | /* |
1634 | * If using KVM with radix mode available, VCPUs can be started | |
b4db5413 | 1635 | * without a HPT because KVM will start them in radix mode. |
79825f4d BH |
1636 | * Set the GR bit in PATE so that we know there is no HPT. |
1637 | */ | |
1638 | spapr->patb_entry = PATE1_GR; | |
00fd075e | 1639 | spapr_set_all_lpcrs(LPCR_HR | LPCR_UPRT, LPCR_HR | LPCR_UPRT); |
b4db5413 | 1640 | } else { |
8897ea5a | 1641 | spapr_setup_hpt(spapr); |
c5f54f3e | 1642 | } |
a3467baa | 1643 | |
25c9780d DG |
1644 | qemu_devices_reset(); |
1645 | ||
087820e3 GK |
1646 | spapr_ovec_cleanup(spapr->ov5_cas); |
1647 | spapr->ov5_cas = spapr_ovec_new(); | |
9012a53f | 1648 | |
087820e3 | 1649 | ppc_set_compat_all(spapr->max_compat_pvr, &error_fatal); |
9012a53f | 1650 | |
b2e22477 CLG |
1651 | /* |
1652 | * This is fixing some of the default configuration of the XIVE | |
1653 | * devices. To be called after the reset of the machine devices. | |
1654 | */ | |
1655 | spapr_irq_reset(spapr, &error_fatal); | |
1656 | ||
23ff81bd GK |
1657 | /* |
1658 | * There is no CAS under qtest. Simulate one to please the code that | |
1659 | * depends on spapr->ov5_cas. This is especially needed to test device | |
1660 | * unplug, so we do that before resetting the DRCs. | |
1661 | */ | |
1662 | if (qtest_enabled()) { | |
1663 | spapr_ovec_cleanup(spapr->ov5_cas); | |
1664 | spapr->ov5_cas = spapr_ovec_clone(spapr->ov5); | |
1665 | } | |
1666 | ||
82512483 GK |
1667 | /* DRC reset may cause a device to be unplugged. This will cause troubles |
1668 | * if this device is used by another device (eg, a running vhost backend | |
1669 | * will crash QEMU if the DIMM holding the vring goes away). To avoid such | |
1670 | * situations, we reset DRCs after all devices have been reset. | |
1671 | */ | |
1672 | object_child_foreach_recursive(object_get_root(), spapr_reset_drcs, NULL); | |
1673 | ||
56258174 | 1674 | spapr_clear_pending_events(spapr); |
a3467baa | 1675 | |
b7d1f77a BH |
1676 | /* |
1677 | * We place the device tree and RTAS just below either the top of the RMA, | |
df269271 | 1678 | * or just below 2GB, whichever is lower, so that it can be |
b7d1f77a BH |
1679 | * processed with 32-bit real mode code if necessary |
1680 | */ | |
744a928c | 1681 | fdt_addr = MIN(spapr->rma_size, RTAS_MAX_ADDR) - FDT_MAX_SIZE; |
b7d1f77a | 1682 | |
97b32a6a | 1683 | fdt = spapr_build_fdt(spapr, true, FDT_MAX_SIZE); |
a3467baa | 1684 | |
997b6cfc DG |
1685 | rc = fdt_pack(fdt); |
1686 | ||
1687 | /* Should only fail if we've built a corrupted tree */ | |
1688 | assert(rc == 0); | |
1689 | ||
997b6cfc DG |
1690 | /* Load the fdt */ |
1691 | qemu_fdt_dumpdtb(fdt, fdt_totalsize(fdt)); | |
cae172ab | 1692 | cpu_physical_memory_write(fdt_addr, fdt, fdt_totalsize(fdt)); |
fea35ca4 AK |
1693 | g_free(spapr->fdt_blob); |
1694 | spapr->fdt_size = fdt_totalsize(fdt); | |
1695 | spapr->fdt_initial_size = spapr->fdt_size; | |
1696 | spapr->fdt_blob = fdt; | |
997b6cfc | 1697 | |
a3467baa | 1698 | /* Set up the entry state */ |
395a20d3 | 1699 | spapr_cpu_set_entry_state(first_ppc_cpu, SPAPR_ENTRY_POINT, 0, fdt_addr, 0); |
182735ef | 1700 | first_ppc_cpu->env.gpr[5] = 0; |
a3467baa | 1701 | |
edfdbf9c | 1702 | spapr->fwnmi_system_reset_addr = -1; |
8af7e1fe NP |
1703 | spapr->fwnmi_machine_check_addr = -1; |
1704 | spapr->fwnmi_machine_check_interlock = -1; | |
9ac703ac AP |
1705 | |
1706 | /* Signal all vCPUs waiting on this condition */ | |
8af7e1fe | 1707 | qemu_cond_broadcast(&spapr->fwnmi_machine_check_interlock_cond); |
2500fb42 AP |
1708 | |
1709 | migrate_del_blocker(spapr->fwnmi_migration_blocker); | |
a3467baa DG |
1710 | } |
1711 | ||
ce2918cb | 1712 | static void spapr_create_nvram(SpaprMachineState *spapr) |
639e8102 | 1713 | { |
2ff3de68 | 1714 | DeviceState *dev = qdev_create(&spapr->vio_bus->bus, "spapr-nvram"); |
3978b863 | 1715 | DriveInfo *dinfo = drive_get(IF_PFLASH, 0, 0); |
639e8102 | 1716 | |
3978b863 | 1717 | if (dinfo) { |
6231a6da MA |
1718 | qdev_prop_set_drive(dev, "drive", blk_by_legacy_dinfo(dinfo), |
1719 | &error_fatal); | |
639e8102 DG |
1720 | } |
1721 | ||
1722 | qdev_init_nofail(dev); | |
1723 | ||
ce2918cb | 1724 | spapr->nvram = (struct SpaprNvram *)dev; |
639e8102 DG |
1725 | } |
1726 | ||
ce2918cb | 1727 | static void spapr_rtc_create(SpaprMachineState *spapr) |
28df36a1 | 1728 | { |
f6d4dca8 TH |
1729 | object_initialize_child(OBJECT(spapr), "rtc", |
1730 | &spapr->rtc, sizeof(spapr->rtc), TYPE_SPAPR_RTC, | |
1731 | &error_fatal, NULL); | |
147ff807 CLG |
1732 | object_property_set_bool(OBJECT(&spapr->rtc), true, "realized", |
1733 | &error_fatal); | |
1734 | object_property_add_alias(OBJECT(spapr), "rtc-time", OBJECT(&spapr->rtc), | |
d2623129 | 1735 | "date"); |
28df36a1 DG |
1736 | } |
1737 | ||
8c57b867 | 1738 | /* Returns whether we want to use VGA or not */ |
14c6a894 | 1739 | static bool spapr_vga_init(PCIBus *pci_bus, Error **errp) |
f28359d8 | 1740 | { |
8c57b867 | 1741 | switch (vga_interface_type) { |
8c57b867 | 1742 | case VGA_NONE: |
7effdaa3 MW |
1743 | return false; |
1744 | case VGA_DEVICE: | |
1745 | return true; | |
1ddcae82 | 1746 | case VGA_STD: |
b798c190 | 1747 | case VGA_VIRTIO: |
6e66d0c6 | 1748 | case VGA_CIRRUS: |
1ddcae82 | 1749 | return pci_vga_init(pci_bus) != NULL; |
8c57b867 | 1750 | default: |
14c6a894 DG |
1751 | error_setg(errp, |
1752 | "Unsupported VGA mode, only -vga std or -vga virtio is supported"); | |
1753 | return false; | |
f28359d8 | 1754 | } |
f28359d8 LZ |
1755 | } |
1756 | ||
4e5fe368 SJS |
1757 | static int spapr_pre_load(void *opaque) |
1758 | { | |
1759 | int rc; | |
1760 | ||
1761 | rc = spapr_caps_pre_load(opaque); | |
1762 | if (rc) { | |
1763 | return rc; | |
1764 | } | |
1765 | ||
1766 | return 0; | |
1767 | } | |
1768 | ||
880ae7de DG |
1769 | static int spapr_post_load(void *opaque, int version_id) |
1770 | { | |
ce2918cb | 1771 | SpaprMachineState *spapr = (SpaprMachineState *)opaque; |
880ae7de DG |
1772 | int err = 0; |
1773 | ||
be85537d DG |
1774 | err = spapr_caps_post_migration(spapr); |
1775 | if (err) { | |
1776 | return err; | |
1777 | } | |
1778 | ||
e502202c CLG |
1779 | /* |
1780 | * In earlier versions, there was no separate qdev for the PAPR | |
880ae7de DG |
1781 | * RTC, so the RTC offset was stored directly in sPAPREnvironment. |
1782 | * So when migrating from those versions, poke the incoming offset | |
e502202c CLG |
1783 | * value into the RTC device |
1784 | */ | |
880ae7de | 1785 | if (version_id < 3) { |
147ff807 | 1786 | err = spapr_rtc_import_offset(&spapr->rtc, spapr->rtc_offset); |
e502202c CLG |
1787 | if (err) { |
1788 | return err; | |
1789 | } | |
880ae7de DG |
1790 | } |
1791 | ||
0c86b2df | 1792 | if (kvm_enabled() && spapr->patb_entry) { |
d39c90f5 | 1793 | PowerPCCPU *cpu = POWERPC_CPU(first_cpu); |
79825f4d | 1794 | bool radix = !!(spapr->patb_entry & PATE1_GR); |
d39c90f5 | 1795 | bool gtse = !!(cpu->env.spr[SPR_LPCR] & LPCR_GTSE); |
00fd075e BH |
1796 | |
1797 | /* | |
1798 | * Update LPCR:HR and UPRT as they may not be set properly in | |
1799 | * the stream | |
1800 | */ | |
1801 | spapr_set_all_lpcrs(radix ? (LPCR_HR | LPCR_UPRT) : 0, | |
1802 | LPCR_HR | LPCR_UPRT); | |
d39c90f5 BR |
1803 | |
1804 | err = kvmppc_configure_v3_mmu(cpu, radix, gtse, spapr->patb_entry); | |
1805 | if (err) { | |
1806 | error_report("Process table config unsupported by the host"); | |
1807 | return -EINVAL; | |
1808 | } | |
1809 | } | |
1810 | ||
1c53b06c CLG |
1811 | err = spapr_irq_post_load(spapr, version_id); |
1812 | if (err) { | |
1813 | return err; | |
1814 | } | |
1815 | ||
880ae7de DG |
1816 | return err; |
1817 | } | |
1818 | ||
4e5fe368 SJS |
1819 | static int spapr_pre_save(void *opaque) |
1820 | { | |
1821 | int rc; | |
1822 | ||
1823 | rc = spapr_caps_pre_save(opaque); | |
1824 | if (rc) { | |
1825 | return rc; | |
1826 | } | |
1827 | ||
1828 | return 0; | |
1829 | } | |
1830 | ||
880ae7de DG |
1831 | static bool version_before_3(void *opaque, int version_id) |
1832 | { | |
1833 | return version_id < 3; | |
1834 | } | |
1835 | ||
fd38804b DHB |
1836 | static bool spapr_pending_events_needed(void *opaque) |
1837 | { | |
ce2918cb | 1838 | SpaprMachineState *spapr = (SpaprMachineState *)opaque; |
fd38804b DHB |
1839 | return !QTAILQ_EMPTY(&spapr->pending_events); |
1840 | } | |
1841 | ||
1842 | static const VMStateDescription vmstate_spapr_event_entry = { | |
1843 | .name = "spapr_event_log_entry", | |
1844 | .version_id = 1, | |
1845 | .minimum_version_id = 1, | |
1846 | .fields = (VMStateField[]) { | |
ce2918cb DG |
1847 | VMSTATE_UINT32(summary, SpaprEventLogEntry), |
1848 | VMSTATE_UINT32(extended_length, SpaprEventLogEntry), | |
1849 | VMSTATE_VBUFFER_ALLOC_UINT32(extended_log, SpaprEventLogEntry, 0, | |
5341258e | 1850 | NULL, extended_length), |
fd38804b DHB |
1851 | VMSTATE_END_OF_LIST() |
1852 | }, | |
1853 | }; | |
1854 | ||
1855 | static const VMStateDescription vmstate_spapr_pending_events = { | |
1856 | .name = "spapr_pending_events", | |
1857 | .version_id = 1, | |
1858 | .minimum_version_id = 1, | |
1859 | .needed = spapr_pending_events_needed, | |
1860 | .fields = (VMStateField[]) { | |
ce2918cb DG |
1861 | VMSTATE_QTAILQ_V(pending_events, SpaprMachineState, 1, |
1862 | vmstate_spapr_event_entry, SpaprEventLogEntry, next), | |
fd38804b DHB |
1863 | VMSTATE_END_OF_LIST() |
1864 | }, | |
1865 | }; | |
1866 | ||
62ef3760 MR |
1867 | static bool spapr_ov5_cas_needed(void *opaque) |
1868 | { | |
ce2918cb DG |
1869 | SpaprMachineState *spapr = opaque; |
1870 | SpaprOptionVector *ov5_mask = spapr_ovec_new(); | |
62ef3760 MR |
1871 | bool cas_needed; |
1872 | ||
ce2918cb | 1873 | /* Prior to the introduction of SpaprOptionVector, we had two option |
62ef3760 MR |
1874 | * vectors we dealt with: OV5_FORM1_AFFINITY, and OV5_DRCONF_MEMORY. |
1875 | * Both of these options encode machine topology into the device-tree | |
1876 | * in such a way that the now-booted OS should still be able to interact | |
1877 | * appropriately with QEMU regardless of what options were actually | |
1878 | * negotiatied on the source side. | |
1879 | * | |
1880 | * As such, we can avoid migrating the CAS-negotiated options if these | |
1881 | * are the only options available on the current machine/platform. | |
1882 | * Since these are the only options available for pseries-2.7 and | |
1883 | * earlier, this allows us to maintain old->new/new->old migration | |
1884 | * compatibility. | |
1885 | * | |
1886 | * For QEMU 2.8+, there are additional CAS-negotiatable options available | |
1887 | * via default pseries-2.8 machines and explicit command-line parameters. | |
1888 | * Some of these options, like OV5_HP_EVT, *do* require QEMU to be aware | |
1889 | * of the actual CAS-negotiated values to continue working properly. For | |
1890 | * example, availability of memory unplug depends on knowing whether | |
1891 | * OV5_HP_EVT was negotiated via CAS. | |
1892 | * | |
1893 | * Thus, for any cases where the set of available CAS-negotiatable | |
1894 | * options extends beyond OV5_FORM1_AFFINITY and OV5_DRCONF_MEMORY, we | |
aef19c04 GK |
1895 | * include the CAS-negotiated options in the migration stream, unless |
1896 | * if they affect boot time behaviour only. | |
62ef3760 MR |
1897 | */ |
1898 | spapr_ovec_set(ov5_mask, OV5_FORM1_AFFINITY); | |
1899 | spapr_ovec_set(ov5_mask, OV5_DRCONF_MEMORY); | |
aef19c04 | 1900 | spapr_ovec_set(ov5_mask, OV5_DRMEM_V2); |
62ef3760 | 1901 | |
d1d32d62 DG |
1902 | /* We need extra information if we have any bits outside the mask |
1903 | * defined above */ | |
1904 | cas_needed = !spapr_ovec_subset(spapr->ov5, ov5_mask); | |
62ef3760 MR |
1905 | |
1906 | spapr_ovec_cleanup(ov5_mask); | |
62ef3760 MR |
1907 | |
1908 | return cas_needed; | |
1909 | } | |
1910 | ||
1911 | static const VMStateDescription vmstate_spapr_ov5_cas = { | |
1912 | .name = "spapr_option_vector_ov5_cas", | |
1913 | .version_id = 1, | |
1914 | .minimum_version_id = 1, | |
1915 | .needed = spapr_ov5_cas_needed, | |
1916 | .fields = (VMStateField[]) { | |
ce2918cb DG |
1917 | VMSTATE_STRUCT_POINTER_V(ov5_cas, SpaprMachineState, 1, |
1918 | vmstate_spapr_ovec, SpaprOptionVector), | |
62ef3760 MR |
1919 | VMSTATE_END_OF_LIST() |
1920 | }, | |
1921 | }; | |
1922 | ||
9861bb3e SJS |
1923 | static bool spapr_patb_entry_needed(void *opaque) |
1924 | { | |
ce2918cb | 1925 | SpaprMachineState *spapr = opaque; |
9861bb3e SJS |
1926 | |
1927 | return !!spapr->patb_entry; | |
1928 | } | |
1929 | ||
1930 | static const VMStateDescription vmstate_spapr_patb_entry = { | |
1931 | .name = "spapr_patb_entry", | |
1932 | .version_id = 1, | |
1933 | .minimum_version_id = 1, | |
1934 | .needed = spapr_patb_entry_needed, | |
1935 | .fields = (VMStateField[]) { | |
ce2918cb | 1936 | VMSTATE_UINT64(patb_entry, SpaprMachineState), |
9861bb3e SJS |
1937 | VMSTATE_END_OF_LIST() |
1938 | }, | |
1939 | }; | |
1940 | ||
82cffa2e CLG |
1941 | static bool spapr_irq_map_needed(void *opaque) |
1942 | { | |
ce2918cb | 1943 | SpaprMachineState *spapr = opaque; |
82cffa2e CLG |
1944 | |
1945 | return spapr->irq_map && !bitmap_empty(spapr->irq_map, spapr->irq_map_nr); | |
1946 | } | |
1947 | ||
1948 | static const VMStateDescription vmstate_spapr_irq_map = { | |
1949 | .name = "spapr_irq_map", | |
1950 | .version_id = 1, | |
1951 | .minimum_version_id = 1, | |
1952 | .needed = spapr_irq_map_needed, | |
1953 | .fields = (VMStateField[]) { | |
ce2918cb | 1954 | VMSTATE_BITMAP(irq_map, SpaprMachineState, 0, irq_map_nr), |
82cffa2e CLG |
1955 | VMSTATE_END_OF_LIST() |
1956 | }, | |
1957 | }; | |
1958 | ||
fea35ca4 AK |
1959 | static bool spapr_dtb_needed(void *opaque) |
1960 | { | |
ce2918cb | 1961 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(opaque); |
fea35ca4 AK |
1962 | |
1963 | return smc->update_dt_enabled; | |
1964 | } | |
1965 | ||
1966 | static int spapr_dtb_pre_load(void *opaque) | |
1967 | { | |
ce2918cb | 1968 | SpaprMachineState *spapr = (SpaprMachineState *)opaque; |
fea35ca4 AK |
1969 | |
1970 | g_free(spapr->fdt_blob); | |
1971 | spapr->fdt_blob = NULL; | |
1972 | spapr->fdt_size = 0; | |
1973 | ||
1974 | return 0; | |
1975 | } | |
1976 | ||
1977 | static const VMStateDescription vmstate_spapr_dtb = { | |
1978 | .name = "spapr_dtb", | |
1979 | .version_id = 1, | |
1980 | .minimum_version_id = 1, | |
1981 | .needed = spapr_dtb_needed, | |
1982 | .pre_load = spapr_dtb_pre_load, | |
1983 | .fields = (VMStateField[]) { | |
ce2918cb DG |
1984 | VMSTATE_UINT32(fdt_initial_size, SpaprMachineState), |
1985 | VMSTATE_UINT32(fdt_size, SpaprMachineState), | |
1986 | VMSTATE_VBUFFER_ALLOC_UINT32(fdt_blob, SpaprMachineState, 0, NULL, | |
fea35ca4 AK |
1987 | fdt_size), |
1988 | VMSTATE_END_OF_LIST() | |
1989 | }, | |
1990 | }; | |
1991 | ||
2500fb42 AP |
1992 | static bool spapr_fwnmi_needed(void *opaque) |
1993 | { | |
1994 | SpaprMachineState *spapr = (SpaprMachineState *)opaque; | |
1995 | ||
8af7e1fe | 1996 | return spapr->fwnmi_machine_check_addr != -1; |
2500fb42 AP |
1997 | } |
1998 | ||
1999 | static int spapr_fwnmi_pre_save(void *opaque) | |
2000 | { | |
2001 | SpaprMachineState *spapr = (SpaprMachineState *)opaque; | |
2002 | ||
2003 | /* | |
2004 | * Check if machine check handling is in progress and print a | |
2005 | * warning message. | |
2006 | */ | |
8af7e1fe | 2007 | if (spapr->fwnmi_machine_check_interlock != -1) { |
2500fb42 AP |
2008 | warn_report("A machine check is being handled during migration. The" |
2009 | "handler may run and log hardware error on the destination"); | |
2010 | } | |
2011 | ||
2012 | return 0; | |
2013 | } | |
2014 | ||
8af7e1fe NP |
2015 | static const VMStateDescription vmstate_spapr_fwnmi = { |
2016 | .name = "spapr_fwnmi", | |
2500fb42 AP |
2017 | .version_id = 1, |
2018 | .minimum_version_id = 1, | |
2019 | .needed = spapr_fwnmi_needed, | |
2020 | .pre_save = spapr_fwnmi_pre_save, | |
2021 | .fields = (VMStateField[]) { | |
edfdbf9c | 2022 | VMSTATE_UINT64(fwnmi_system_reset_addr, SpaprMachineState), |
8af7e1fe NP |
2023 | VMSTATE_UINT64(fwnmi_machine_check_addr, SpaprMachineState), |
2024 | VMSTATE_INT32(fwnmi_machine_check_interlock, SpaprMachineState), | |
2500fb42 AP |
2025 | VMSTATE_END_OF_LIST() |
2026 | }, | |
2027 | }; | |
2028 | ||
4be21d56 DG |
2029 | static const VMStateDescription vmstate_spapr = { |
2030 | .name = "spapr", | |
880ae7de | 2031 | .version_id = 3, |
4be21d56 | 2032 | .minimum_version_id = 1, |
4e5fe368 | 2033 | .pre_load = spapr_pre_load, |
880ae7de | 2034 | .post_load = spapr_post_load, |
4e5fe368 | 2035 | .pre_save = spapr_pre_save, |
3aff6c2f | 2036 | .fields = (VMStateField[]) { |
880ae7de DG |
2037 | /* used to be @next_irq */ |
2038 | VMSTATE_UNUSED_BUFFER(version_before_3, 0, 4), | |
4be21d56 DG |
2039 | |
2040 | /* RTC offset */ | |
ce2918cb | 2041 | VMSTATE_UINT64_TEST(rtc_offset, SpaprMachineState, version_before_3), |
880ae7de | 2042 | |
ce2918cb | 2043 | VMSTATE_PPC_TIMEBASE_V(tb, SpaprMachineState, 2), |
4be21d56 DG |
2044 | VMSTATE_END_OF_LIST() |
2045 | }, | |
62ef3760 MR |
2046 | .subsections = (const VMStateDescription*[]) { |
2047 | &vmstate_spapr_ov5_cas, | |
9861bb3e | 2048 | &vmstate_spapr_patb_entry, |
fd38804b | 2049 | &vmstate_spapr_pending_events, |
4e5fe368 SJS |
2050 | &vmstate_spapr_cap_htm, |
2051 | &vmstate_spapr_cap_vsx, | |
2052 | &vmstate_spapr_cap_dfp, | |
8f38eaf8 | 2053 | &vmstate_spapr_cap_cfpc, |
09114fd8 | 2054 | &vmstate_spapr_cap_sbbc, |
4be8d4e7 | 2055 | &vmstate_spapr_cap_ibs, |
64d4a534 | 2056 | &vmstate_spapr_cap_hpt_maxpagesize, |
82cffa2e | 2057 | &vmstate_spapr_irq_map, |
b9a477b7 | 2058 | &vmstate_spapr_cap_nested_kvm_hv, |
fea35ca4 | 2059 | &vmstate_spapr_dtb, |
c982f5cf | 2060 | &vmstate_spapr_cap_large_decr, |
8ff43ee4 | 2061 | &vmstate_spapr_cap_ccf_assist, |
9d953ce4 | 2062 | &vmstate_spapr_cap_fwnmi, |
8af7e1fe | 2063 | &vmstate_spapr_fwnmi, |
62ef3760 MR |
2064 | NULL |
2065 | } | |
4be21d56 DG |
2066 | }; |
2067 | ||
4be21d56 DG |
2068 | static int htab_save_setup(QEMUFile *f, void *opaque) |
2069 | { | |
ce2918cb | 2070 | SpaprMachineState *spapr = opaque; |
4be21d56 | 2071 | |
4be21d56 | 2072 | /* "Iteration" header */ |
3a384297 BR |
2073 | if (!spapr->htab_shift) { |
2074 | qemu_put_be32(f, -1); | |
2075 | } else { | |
2076 | qemu_put_be32(f, spapr->htab_shift); | |
2077 | } | |
4be21d56 | 2078 | |
e68cb8b4 AK |
2079 | if (spapr->htab) { |
2080 | spapr->htab_save_index = 0; | |
2081 | spapr->htab_first_pass = true; | |
2082 | } else { | |
3a384297 BR |
2083 | if (spapr->htab_shift) { |
2084 | assert(kvm_enabled()); | |
2085 | } | |
e68cb8b4 AK |
2086 | } |
2087 | ||
2088 | ||
4be21d56 DG |
2089 | return 0; |
2090 | } | |
2091 | ||
ce2918cb | 2092 | static void htab_save_chunk(QEMUFile *f, SpaprMachineState *spapr, |
332f7721 GK |
2093 | int chunkstart, int n_valid, int n_invalid) |
2094 | { | |
2095 | qemu_put_be32(f, chunkstart); | |
2096 | qemu_put_be16(f, n_valid); | |
2097 | qemu_put_be16(f, n_invalid); | |
2098 | qemu_put_buffer(f, HPTE(spapr->htab, chunkstart), | |
2099 | HASH_PTE_SIZE_64 * n_valid); | |
2100 | } | |
2101 | ||
2102 | static void htab_save_end_marker(QEMUFile *f) | |
2103 | { | |
2104 | qemu_put_be32(f, 0); | |
2105 | qemu_put_be16(f, 0); | |
2106 | qemu_put_be16(f, 0); | |
2107 | } | |
2108 | ||
ce2918cb | 2109 | static void htab_save_first_pass(QEMUFile *f, SpaprMachineState *spapr, |
4be21d56 DG |
2110 | int64_t max_ns) |
2111 | { | |
378bc217 | 2112 | bool has_timeout = max_ns != -1; |
4be21d56 DG |
2113 | int htabslots = HTAB_SIZE(spapr) / HASH_PTE_SIZE_64; |
2114 | int index = spapr->htab_save_index; | |
bc72ad67 | 2115 | int64_t starttime = qemu_clock_get_ns(QEMU_CLOCK_REALTIME); |
4be21d56 DG |
2116 | |
2117 | assert(spapr->htab_first_pass); | |
2118 | ||
2119 | do { | |
2120 | int chunkstart; | |
2121 | ||
2122 | /* Consume invalid HPTEs */ | |
2123 | while ((index < htabslots) | |
2124 | && !HPTE_VALID(HPTE(spapr->htab, index))) { | |
4be21d56 | 2125 | CLEAN_HPTE(HPTE(spapr->htab, index)); |
24ec2863 | 2126 | index++; |
4be21d56 DG |
2127 | } |
2128 | ||
2129 | /* Consume valid HPTEs */ | |
2130 | chunkstart = index; | |
338c25b6 | 2131 | while ((index < htabslots) && (index - chunkstart < USHRT_MAX) |
4be21d56 | 2132 | && HPTE_VALID(HPTE(spapr->htab, index))) { |
4be21d56 | 2133 | CLEAN_HPTE(HPTE(spapr->htab, index)); |
24ec2863 | 2134 | index++; |
4be21d56 DG |
2135 | } |
2136 | ||
2137 | if (index > chunkstart) { | |
2138 | int n_valid = index - chunkstart; | |
2139 | ||
332f7721 | 2140 | htab_save_chunk(f, spapr, chunkstart, n_valid, 0); |
4be21d56 | 2141 | |
378bc217 DG |
2142 | if (has_timeout && |
2143 | (qemu_clock_get_ns(QEMU_CLOCK_REALTIME) - starttime) > max_ns) { | |
4be21d56 DG |
2144 | break; |
2145 | } | |
2146 | } | |
2147 | } while ((index < htabslots) && !qemu_file_rate_limit(f)); | |
2148 | ||
2149 | if (index >= htabslots) { | |
2150 | assert(index == htabslots); | |
2151 | index = 0; | |
2152 | spapr->htab_first_pass = false; | |
2153 | } | |
2154 | spapr->htab_save_index = index; | |
2155 | } | |
2156 | ||
ce2918cb | 2157 | static int htab_save_later_pass(QEMUFile *f, SpaprMachineState *spapr, |
e68cb8b4 | 2158 | int64_t max_ns) |
4be21d56 DG |
2159 | { |
2160 | bool final = max_ns < 0; | |
2161 | int htabslots = HTAB_SIZE(spapr) / HASH_PTE_SIZE_64; | |
2162 | int examined = 0, sent = 0; | |
2163 | int index = spapr->htab_save_index; | |
bc72ad67 | 2164 | int64_t starttime = qemu_clock_get_ns(QEMU_CLOCK_REALTIME); |
4be21d56 DG |
2165 | |
2166 | assert(!spapr->htab_first_pass); | |
2167 | ||
2168 | do { | |
2169 | int chunkstart, invalidstart; | |
2170 | ||
2171 | /* Consume non-dirty HPTEs */ | |
2172 | while ((index < htabslots) | |
2173 | && !HPTE_DIRTY(HPTE(spapr->htab, index))) { | |
2174 | index++; | |
2175 | examined++; | |
2176 | } | |
2177 | ||
2178 | chunkstart = index; | |
2179 | /* Consume valid dirty HPTEs */ | |
338c25b6 | 2180 | while ((index < htabslots) && (index - chunkstart < USHRT_MAX) |
4be21d56 DG |
2181 | && HPTE_DIRTY(HPTE(spapr->htab, index)) |
2182 | && HPTE_VALID(HPTE(spapr->htab, index))) { | |
2183 | CLEAN_HPTE(HPTE(spapr->htab, index)); | |
2184 | index++; | |
2185 | examined++; | |
2186 | } | |
2187 | ||
2188 | invalidstart = index; | |
2189 | /* Consume invalid dirty HPTEs */ | |
338c25b6 | 2190 | while ((index < htabslots) && (index - invalidstart < USHRT_MAX) |
4be21d56 DG |
2191 | && HPTE_DIRTY(HPTE(spapr->htab, index)) |
2192 | && !HPTE_VALID(HPTE(spapr->htab, index))) { | |
2193 | CLEAN_HPTE(HPTE(spapr->htab, index)); | |
2194 | index++; | |
2195 | examined++; | |
2196 | } | |
2197 | ||
2198 | if (index > chunkstart) { | |
2199 | int n_valid = invalidstart - chunkstart; | |
2200 | int n_invalid = index - invalidstart; | |
2201 | ||
332f7721 | 2202 | htab_save_chunk(f, spapr, chunkstart, n_valid, n_invalid); |
4be21d56 DG |
2203 | sent += index - chunkstart; |
2204 | ||
bc72ad67 | 2205 | if (!final && (qemu_clock_get_ns(QEMU_CLOCK_REALTIME) - starttime) > max_ns) { |
4be21d56 DG |
2206 | break; |
2207 | } | |
2208 | } | |
2209 | ||
2210 | if (examined >= htabslots) { | |
2211 | break; | |
2212 | } | |
2213 | ||
2214 | if (index >= htabslots) { | |
2215 | assert(index == htabslots); | |
2216 | index = 0; | |
2217 | } | |
2218 | } while ((examined < htabslots) && (!qemu_file_rate_limit(f) || final)); | |
2219 | ||
2220 | if (index >= htabslots) { | |
2221 | assert(index == htabslots); | |
2222 | index = 0; | |
2223 | } | |
2224 | ||
2225 | spapr->htab_save_index = index; | |
2226 | ||
e68cb8b4 | 2227 | return (examined >= htabslots) && (sent == 0) ? 1 : 0; |
4be21d56 DG |
2228 | } |
2229 | ||
e68cb8b4 AK |
2230 | #define MAX_ITERATION_NS 5000000 /* 5 ms */ |
2231 | #define MAX_KVM_BUF_SIZE 2048 | |
2232 | ||
4be21d56 DG |
2233 | static int htab_save_iterate(QEMUFile *f, void *opaque) |
2234 | { | |
ce2918cb | 2235 | SpaprMachineState *spapr = opaque; |
715c5407 | 2236 | int fd; |
e68cb8b4 | 2237 | int rc = 0; |
4be21d56 DG |
2238 | |
2239 | /* Iteration header */ | |
3a384297 BR |
2240 | if (!spapr->htab_shift) { |
2241 | qemu_put_be32(f, -1); | |
e8cd4247 | 2242 | return 1; |
3a384297 BR |
2243 | } else { |
2244 | qemu_put_be32(f, 0); | |
2245 | } | |
4be21d56 | 2246 | |
e68cb8b4 AK |
2247 | if (!spapr->htab) { |
2248 | assert(kvm_enabled()); | |
2249 | ||
715c5407 DG |
2250 | fd = get_htab_fd(spapr); |
2251 | if (fd < 0) { | |
2252 | return fd; | |
01a57972 SMJ |
2253 | } |
2254 | ||
715c5407 | 2255 | rc = kvmppc_save_htab(f, fd, MAX_KVM_BUF_SIZE, MAX_ITERATION_NS); |
e68cb8b4 AK |
2256 | if (rc < 0) { |
2257 | return rc; | |
2258 | } | |
2259 | } else if (spapr->htab_first_pass) { | |
4be21d56 DG |
2260 | htab_save_first_pass(f, spapr, MAX_ITERATION_NS); |
2261 | } else { | |
e68cb8b4 | 2262 | rc = htab_save_later_pass(f, spapr, MAX_ITERATION_NS); |
4be21d56 DG |
2263 | } |
2264 | ||
332f7721 | 2265 | htab_save_end_marker(f); |
4be21d56 | 2266 | |
e68cb8b4 | 2267 | return rc; |
4be21d56 DG |
2268 | } |
2269 | ||
2270 | static int htab_save_complete(QEMUFile *f, void *opaque) | |
2271 | { | |
ce2918cb | 2272 | SpaprMachineState *spapr = opaque; |
715c5407 | 2273 | int fd; |
4be21d56 DG |
2274 | |
2275 | /* Iteration header */ | |
3a384297 BR |
2276 | if (!spapr->htab_shift) { |
2277 | qemu_put_be32(f, -1); | |
2278 | return 0; | |
2279 | } else { | |
2280 | qemu_put_be32(f, 0); | |
2281 | } | |
4be21d56 | 2282 | |
e68cb8b4 AK |
2283 | if (!spapr->htab) { |
2284 | int rc; | |
2285 | ||
2286 | assert(kvm_enabled()); | |
2287 | ||
715c5407 DG |
2288 | fd = get_htab_fd(spapr); |
2289 | if (fd < 0) { | |
2290 | return fd; | |
01a57972 SMJ |
2291 | } |
2292 | ||
715c5407 | 2293 | rc = kvmppc_save_htab(f, fd, MAX_KVM_BUF_SIZE, -1); |
e68cb8b4 AK |
2294 | if (rc < 0) { |
2295 | return rc; | |
2296 | } | |
e68cb8b4 | 2297 | } else { |
378bc217 DG |
2298 | if (spapr->htab_first_pass) { |
2299 | htab_save_first_pass(f, spapr, -1); | |
2300 | } | |
e68cb8b4 AK |
2301 | htab_save_later_pass(f, spapr, -1); |
2302 | } | |
4be21d56 DG |
2303 | |
2304 | /* End marker */ | |
332f7721 | 2305 | htab_save_end_marker(f); |
4be21d56 DG |
2306 | |
2307 | return 0; | |
2308 | } | |
2309 | ||
2310 | static int htab_load(QEMUFile *f, void *opaque, int version_id) | |
2311 | { | |
ce2918cb | 2312 | SpaprMachineState *spapr = opaque; |
4be21d56 | 2313 | uint32_t section_hdr; |
e68cb8b4 | 2314 | int fd = -1; |
14b0d748 | 2315 | Error *local_err = NULL; |
4be21d56 DG |
2316 | |
2317 | if (version_id < 1 || version_id > 1) { | |
98a5d100 | 2318 | error_report("htab_load() bad version"); |
4be21d56 DG |
2319 | return -EINVAL; |
2320 | } | |
2321 | ||
2322 | section_hdr = qemu_get_be32(f); | |
2323 | ||
3a384297 BR |
2324 | if (section_hdr == -1) { |
2325 | spapr_free_hpt(spapr); | |
2326 | return 0; | |
2327 | } | |
2328 | ||
4be21d56 | 2329 | if (section_hdr) { |
c5f54f3e DG |
2330 | /* First section gives the htab size */ |
2331 | spapr_reallocate_hpt(spapr, section_hdr, &local_err); | |
2332 | if (local_err) { | |
2333 | error_report_err(local_err); | |
4be21d56 DG |
2334 | return -EINVAL; |
2335 | } | |
2336 | return 0; | |
2337 | } | |
2338 | ||
e68cb8b4 AK |
2339 | if (!spapr->htab) { |
2340 | assert(kvm_enabled()); | |
2341 | ||
14b0d748 | 2342 | fd = kvmppc_get_htab_fd(true, 0, &local_err); |
e68cb8b4 | 2343 | if (fd < 0) { |
14b0d748 | 2344 | error_report_err(local_err); |
82be8e73 | 2345 | return fd; |
e68cb8b4 AK |
2346 | } |
2347 | } | |
2348 | ||
4be21d56 DG |
2349 | while (true) { |
2350 | uint32_t index; | |
2351 | uint16_t n_valid, n_invalid; | |
2352 | ||
2353 | index = qemu_get_be32(f); | |
2354 | n_valid = qemu_get_be16(f); | |
2355 | n_invalid = qemu_get_be16(f); | |
2356 | ||
2357 | if ((index == 0) && (n_valid == 0) && (n_invalid == 0)) { | |
2358 | /* End of Stream */ | |
2359 | break; | |
2360 | } | |
2361 | ||
e68cb8b4 | 2362 | if ((index + n_valid + n_invalid) > |
4be21d56 DG |
2363 | (HTAB_SIZE(spapr) / HASH_PTE_SIZE_64)) { |
2364 | /* Bad index in stream */ | |
98a5d100 DG |
2365 | error_report( |
2366 | "htab_load() bad index %d (%hd+%hd entries) in htab stream (htab_shift=%d)", | |
2367 | index, n_valid, n_invalid, spapr->htab_shift); | |
4be21d56 DG |
2368 | return -EINVAL; |
2369 | } | |
2370 | ||
e68cb8b4 AK |
2371 | if (spapr->htab) { |
2372 | if (n_valid) { | |
2373 | qemu_get_buffer(f, HPTE(spapr->htab, index), | |
2374 | HASH_PTE_SIZE_64 * n_valid); | |
2375 | } | |
2376 | if (n_invalid) { | |
2377 | memset(HPTE(spapr->htab, index + n_valid), 0, | |
2378 | HASH_PTE_SIZE_64 * n_invalid); | |
2379 | } | |
2380 | } else { | |
2381 | int rc; | |
2382 | ||
2383 | assert(fd >= 0); | |
2384 | ||
2385 | rc = kvmppc_load_htab_chunk(f, fd, index, n_valid, n_invalid); | |
2386 | if (rc < 0) { | |
2387 | return rc; | |
2388 | } | |
4be21d56 DG |
2389 | } |
2390 | } | |
2391 | ||
e68cb8b4 AK |
2392 | if (!spapr->htab) { |
2393 | assert(fd >= 0); | |
2394 | close(fd); | |
2395 | } | |
2396 | ||
4be21d56 DG |
2397 | return 0; |
2398 | } | |
2399 | ||
70f794fc | 2400 | static void htab_save_cleanup(void *opaque) |
c573fc03 | 2401 | { |
ce2918cb | 2402 | SpaprMachineState *spapr = opaque; |
c573fc03 TH |
2403 | |
2404 | close_htab_fd(spapr); | |
2405 | } | |
2406 | ||
4be21d56 | 2407 | static SaveVMHandlers savevm_htab_handlers = { |
9907e842 | 2408 | .save_setup = htab_save_setup, |
4be21d56 | 2409 | .save_live_iterate = htab_save_iterate, |
a3e06c3d | 2410 | .save_live_complete_precopy = htab_save_complete, |
70f794fc | 2411 | .save_cleanup = htab_save_cleanup, |
4be21d56 DG |
2412 | .load_state = htab_load, |
2413 | }; | |
2414 | ||
5b2128d2 AG |
2415 | static void spapr_boot_set(void *opaque, const char *boot_device, |
2416 | Error **errp) | |
2417 | { | |
c86c1aff | 2418 | MachineState *machine = MACHINE(opaque); |
5b2128d2 AG |
2419 | machine->boot_order = g_strdup(boot_device); |
2420 | } | |
2421 | ||
ce2918cb | 2422 | static void spapr_create_lmb_dr_connectors(SpaprMachineState *spapr) |
224245bf DG |
2423 | { |
2424 | MachineState *machine = MACHINE(spapr); | |
2425 | uint64_t lmb_size = SPAPR_MEMORY_BLOCK_SIZE; | |
e8f986fc | 2426 | uint32_t nr_lmbs = (machine->maxram_size - machine->ram_size)/lmb_size; |
224245bf DG |
2427 | int i; |
2428 | ||
2429 | for (i = 0; i < nr_lmbs; i++) { | |
224245bf DG |
2430 | uint64_t addr; |
2431 | ||
b0c14ec4 | 2432 | addr = i * lmb_size + machine->device_memory->base; |
6caf3ac6 DG |
2433 | spapr_dr_connector_new(OBJECT(spapr), TYPE_SPAPR_DRC_LMB, |
2434 | addr / lmb_size); | |
224245bf DG |
2435 | } |
2436 | } | |
2437 | ||
2438 | /* | |
2439 | * If RAM size, maxmem size and individual node mem sizes aren't aligned | |
2440 | * to SPAPR_MEMORY_BLOCK_SIZE(256MB), then refuse to start the guest | |
2441 | * since we can't support such unaligned sizes with DRCONF_MEMORY. | |
2442 | */ | |
7c150d6f | 2443 | static void spapr_validate_node_memory(MachineState *machine, Error **errp) |
224245bf DG |
2444 | { |
2445 | int i; | |
2446 | ||
7c150d6f DG |
2447 | if (machine->ram_size % SPAPR_MEMORY_BLOCK_SIZE) { |
2448 | error_setg(errp, "Memory size 0x" RAM_ADDR_FMT | |
ab3dd749 | 2449 | " is not aligned to %" PRIu64 " MiB", |
7c150d6f | 2450 | machine->ram_size, |
d23b6caa | 2451 | SPAPR_MEMORY_BLOCK_SIZE / MiB); |
7c150d6f DG |
2452 | return; |
2453 | } | |
2454 | ||
2455 | if (machine->maxram_size % SPAPR_MEMORY_BLOCK_SIZE) { | |
2456 | error_setg(errp, "Maximum memory size 0x" RAM_ADDR_FMT | |
ab3dd749 | 2457 | " is not aligned to %" PRIu64 " MiB", |
7c150d6f | 2458 | machine->ram_size, |
d23b6caa | 2459 | SPAPR_MEMORY_BLOCK_SIZE / MiB); |
7c150d6f | 2460 | return; |
224245bf DG |
2461 | } |
2462 | ||
aa570207 | 2463 | for (i = 0; i < machine->numa_state->num_nodes; i++) { |
7e721e7b | 2464 | if (machine->numa_state->nodes[i].node_mem % SPAPR_MEMORY_BLOCK_SIZE) { |
7c150d6f DG |
2465 | error_setg(errp, |
2466 | "Node %d memory size 0x%" PRIx64 | |
ab3dd749 | 2467 | " is not aligned to %" PRIu64 " MiB", |
7e721e7b | 2468 | i, machine->numa_state->nodes[i].node_mem, |
d23b6caa | 2469 | SPAPR_MEMORY_BLOCK_SIZE / MiB); |
7c150d6f | 2470 | return; |
224245bf DG |
2471 | } |
2472 | } | |
2473 | } | |
2474 | ||
535455fd IM |
2475 | /* find cpu slot in machine->possible_cpus by core_id */ |
2476 | static CPUArchId *spapr_find_cpu_slot(MachineState *ms, uint32_t id, int *idx) | |
2477 | { | |
fe6b6346 | 2478 | int index = id / ms->smp.threads; |
535455fd IM |
2479 | |
2480 | if (index >= ms->possible_cpus->len) { | |
2481 | return NULL; | |
2482 | } | |
2483 | if (idx) { | |
2484 | *idx = index; | |
2485 | } | |
2486 | return &ms->possible_cpus->cpus[index]; | |
2487 | } | |
2488 | ||
ce2918cb | 2489 | static void spapr_set_vsmt_mode(SpaprMachineState *spapr, Error **errp) |
fa98fbfc | 2490 | { |
fe6b6346 | 2491 | MachineState *ms = MACHINE(spapr); |
29cb4187 | 2492 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(spapr); |
fa98fbfc SB |
2493 | Error *local_err = NULL; |
2494 | bool vsmt_user = !!spapr->vsmt; | |
2495 | int kvm_smt = kvmppc_smt_threads(); | |
2496 | int ret; | |
fe6b6346 | 2497 | unsigned int smp_threads = ms->smp.threads; |
fa98fbfc SB |
2498 | |
2499 | if (!kvm_enabled() && (smp_threads > 1)) { | |
2500 | error_setg(&local_err, "TCG cannot support more than 1 thread/core " | |
2501 | "on a pseries machine"); | |
2502 | goto out; | |
2503 | } | |
2504 | if (!is_power_of_2(smp_threads)) { | |
2505 | error_setg(&local_err, "Cannot support %d threads/core on a pseries " | |
2506 | "machine because it must be a power of 2", smp_threads); | |
2507 | goto out; | |
2508 | } | |
2509 | ||
2510 | /* Detemine the VSMT mode to use: */ | |
2511 | if (vsmt_user) { | |
2512 | if (spapr->vsmt < smp_threads) { | |
2513 | error_setg(&local_err, "Cannot support VSMT mode %d" | |
2514 | " because it must be >= threads/core (%d)", | |
2515 | spapr->vsmt, smp_threads); | |
2516 | goto out; | |
2517 | } | |
2518 | /* In this case, spapr->vsmt has been set by the command line */ | |
29cb4187 | 2519 | } else if (!smc->smp_threads_vsmt) { |
8904e5a7 DG |
2520 | /* |
2521 | * Default VSMT value is tricky, because we need it to be as | |
2522 | * consistent as possible (for migration), but this requires | |
2523 | * changing it for at least some existing cases. We pick 8 as | |
2524 | * the value that we'd get with KVM on POWER8, the | |
2525 | * overwhelmingly common case in production systems. | |
2526 | */ | |
4ad64cbd | 2527 | spapr->vsmt = MAX(8, smp_threads); |
29cb4187 GK |
2528 | } else { |
2529 | spapr->vsmt = smp_threads; | |
fa98fbfc SB |
2530 | } |
2531 | ||
2532 | /* KVM: If necessary, set the SMT mode: */ | |
2533 | if (kvm_enabled() && (spapr->vsmt != kvm_smt)) { | |
2534 | ret = kvmppc_set_smt_threads(spapr->vsmt); | |
2535 | if (ret) { | |
1f20f2e0 | 2536 | /* Looks like KVM isn't able to change VSMT mode */ |
fa98fbfc SB |
2537 | error_setg(&local_err, |
2538 | "Failed to set KVM's VSMT mode to %d (errno %d)", | |
2539 | spapr->vsmt, ret); | |
1f20f2e0 DG |
2540 | /* We can live with that if the default one is big enough |
2541 | * for the number of threads, and a submultiple of the one | |
2542 | * we want. In this case we'll waste some vcpu ids, but | |
2543 | * behaviour will be correct */ | |
2544 | if ((kvm_smt >= smp_threads) && ((spapr->vsmt % kvm_smt) == 0)) { | |
2545 | warn_report_err(local_err); | |
2546 | local_err = NULL; | |
2547 | goto out; | |
2548 | } else { | |
2549 | if (!vsmt_user) { | |
2550 | error_append_hint(&local_err, | |
2551 | "On PPC, a VM with %d threads/core" | |
2552 | " on a host with %d threads/core" | |
2553 | " requires the use of VSMT mode %d.\n", | |
2554 | smp_threads, kvm_smt, spapr->vsmt); | |
2555 | } | |
cdcca22a | 2556 | kvmppc_error_append_smt_possible_hint(&local_err); |
1f20f2e0 | 2557 | goto out; |
fa98fbfc | 2558 | } |
fa98fbfc SB |
2559 | } |
2560 | } | |
2561 | /* else TCG: nothing to do currently */ | |
2562 | out: | |
2563 | error_propagate(errp, local_err); | |
2564 | } | |
2565 | ||
ce2918cb | 2566 | static void spapr_init_cpus(SpaprMachineState *spapr) |
1a5008fc GK |
2567 | { |
2568 | MachineState *machine = MACHINE(spapr); | |
2569 | MachineClass *mc = MACHINE_GET_CLASS(machine); | |
ce2918cb | 2570 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(machine); |
1a5008fc GK |
2571 | const char *type = spapr_get_cpu_core_type(machine->cpu_type); |
2572 | const CPUArchIdList *possible_cpus; | |
fe6b6346 LX |
2573 | unsigned int smp_cpus = machine->smp.cpus; |
2574 | unsigned int smp_threads = machine->smp.threads; | |
2575 | unsigned int max_cpus = machine->smp.max_cpus; | |
1a5008fc GK |
2576 | int boot_cores_nr = smp_cpus / smp_threads; |
2577 | int i; | |
2578 | ||
2579 | possible_cpus = mc->possible_cpu_arch_ids(machine); | |
2580 | if (mc->has_hotpluggable_cpus) { | |
2581 | if (smp_cpus % smp_threads) { | |
2582 | error_report("smp_cpus (%u) must be multiple of threads (%u)", | |
2583 | smp_cpus, smp_threads); | |
2584 | exit(1); | |
2585 | } | |
2586 | if (max_cpus % smp_threads) { | |
2587 | error_report("max_cpus (%u) must be multiple of threads (%u)", | |
2588 | max_cpus, smp_threads); | |
2589 | exit(1); | |
2590 | } | |
2591 | } else { | |
2592 | if (max_cpus != smp_cpus) { | |
2593 | error_report("This machine version does not support CPU hotplug"); | |
2594 | exit(1); | |
2595 | } | |
2596 | boot_cores_nr = possible_cpus->len; | |
2597 | } | |
2598 | ||
1a5008fc GK |
2599 | if (smc->pre_2_10_has_unused_icps) { |
2600 | int i; | |
2601 | ||
1a518e76 | 2602 | for (i = 0; i < spapr_max_server_number(spapr); i++) { |
1a5008fc GK |
2603 | /* Dummy entries get deregistered when real ICPState objects |
2604 | * are registered during CPU core hotplug. | |
2605 | */ | |
2606 | pre_2_10_vmstate_register_dummy_icp(i); | |
2607 | } | |
2608 | } | |
2609 | ||
2610 | for (i = 0; i < possible_cpus->len; i++) { | |
2611 | int core_id = i * smp_threads; | |
2612 | ||
2613 | if (mc->has_hotpluggable_cpus) { | |
2614 | spapr_dr_connector_new(OBJECT(spapr), TYPE_SPAPR_DRC_CPU, | |
2615 | spapr_vcpu_id(spapr, core_id)); | |
2616 | } | |
2617 | ||
2618 | if (i < boot_cores_nr) { | |
2619 | Object *core = object_new(type); | |
2620 | int nr_threads = smp_threads; | |
2621 | ||
2622 | /* Handle the partially filled core for older machine types */ | |
2623 | if ((i + 1) * smp_threads >= smp_cpus) { | |
2624 | nr_threads = smp_cpus - i * smp_threads; | |
2625 | } | |
2626 | ||
2627 | object_property_set_int(core, nr_threads, "nr-threads", | |
2628 | &error_fatal); | |
2629 | object_property_set_int(core, core_id, CPU_CORE_PROP_CORE_ID, | |
2630 | &error_fatal); | |
2631 | object_property_set_bool(core, true, "realized", &error_fatal); | |
ecda255e SB |
2632 | |
2633 | object_unref(core); | |
1a5008fc GK |
2634 | } |
2635 | } | |
2636 | } | |
2637 | ||
999c9caf GK |
2638 | static PCIHostState *spapr_create_default_phb(void) |
2639 | { | |
2640 | DeviceState *dev; | |
2641 | ||
2642 | dev = qdev_create(NULL, TYPE_SPAPR_PCI_HOST_BRIDGE); | |
2643 | qdev_prop_set_uint32(dev, "index", 0); | |
2644 | qdev_init_nofail(dev); | |
2645 | ||
2646 | return PCI_HOST_BRIDGE(dev); | |
2647 | } | |
2648 | ||
425f0b7a DG |
2649 | static hwaddr spapr_rma_size(SpaprMachineState *spapr, Error **errp) |
2650 | { | |
2651 | MachineState *machine = MACHINE(spapr); | |
2652 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(spapr); | |
2653 | hwaddr rma_size = machine->ram_size; | |
2654 | hwaddr node0_size = spapr_node0_size(machine); | |
2655 | ||
2656 | /* RMA has to fit in the first NUMA node */ | |
2657 | rma_size = MIN(rma_size, node0_size); | |
2658 | ||
2659 | /* | |
2660 | * VRMA access is via a special 1TiB SLB mapping, so the RMA can | |
2661 | * never exceed that | |
2662 | */ | |
2663 | rma_size = MIN(rma_size, 1 * TiB); | |
2664 | ||
2665 | /* | |
2666 | * Clamp the RMA size based on machine type. This is for | |
2667 | * migration compatibility with older qemu versions, which limited | |
2668 | * the RMA size for complicated and mostly bad reasons. | |
2669 | */ | |
2670 | if (smc->rma_limit) { | |
2671 | rma_size = MIN(rma_size, smc->rma_limit); | |
2672 | } | |
2673 | ||
2674 | if (rma_size < MIN_RMA_SLOF) { | |
2675 | error_setg(errp, | |
2676 | "pSeries SLOF firmware requires >= %" HWADDR_PRIx | |
2677 | "ldMiB guest RMA (Real Mode Area memory)", | |
2678 | MIN_RMA_SLOF / MiB); | |
2679 | return 0; | |
2680 | } | |
2681 | ||
2682 | return rma_size; | |
2683 | } | |
2684 | ||
9fdf0c29 | 2685 | /* pSeries LPAR / sPAPR hardware init */ |
bcb5ce08 | 2686 | static void spapr_machine_init(MachineState *machine) |
9fdf0c29 | 2687 | { |
ce2918cb DG |
2688 | SpaprMachineState *spapr = SPAPR_MACHINE(machine); |
2689 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(machine); | |
ee3a71e3 | 2690 | MachineClass *mc = MACHINE_GET_CLASS(machine); |
3ef96221 | 2691 | const char *kernel_filename = machine->kernel_filename; |
3ef96221 | 2692 | const char *initrd_filename = machine->initrd_filename; |
8c9f64df | 2693 | PCIHostState *phb; |
9fdf0c29 | 2694 | int i; |
890c2b77 | 2695 | MemoryRegion *sysmem = get_system_memory(); |
b7d1f77a | 2696 | long load_limit, fw_size; |
39ac8455 | 2697 | char *filename; |
30f4b05b | 2698 | Error *resize_hpt_err = NULL; |
9fdf0c29 | 2699 | |
226419d6 | 2700 | msi_nonbroken = true; |
0ee2c058 | 2701 | |
d43b45e2 | 2702 | QLIST_INIT(&spapr->phbs); |
0cffce56 | 2703 | QTAILQ_INIT(&spapr->pending_dimm_unplugs); |
d43b45e2 | 2704 | |
9f6edd06 DG |
2705 | /* Determine capabilities to run with */ |
2706 | spapr_caps_init(spapr); | |
2707 | ||
30f4b05b DG |
2708 | kvmppc_check_papr_resize_hpt(&resize_hpt_err); |
2709 | if (spapr->resize_hpt == SPAPR_RESIZE_HPT_DEFAULT) { | |
2710 | /* | |
2711 | * If the user explicitly requested a mode we should either | |
2712 | * supply it, or fail completely (which we do below). But if | |
2713 | * it's not set explicitly, we reset our mode to something | |
2714 | * that works | |
2715 | */ | |
2716 | if (resize_hpt_err) { | |
2717 | spapr->resize_hpt = SPAPR_RESIZE_HPT_DISABLED; | |
2718 | error_free(resize_hpt_err); | |
2719 | resize_hpt_err = NULL; | |
2720 | } else { | |
2721 | spapr->resize_hpt = smc->resize_hpt_default; | |
2722 | } | |
2723 | } | |
2724 | ||
2725 | assert(spapr->resize_hpt != SPAPR_RESIZE_HPT_DEFAULT); | |
2726 | ||
2727 | if ((spapr->resize_hpt != SPAPR_RESIZE_HPT_DISABLED) && resize_hpt_err) { | |
2728 | /* | |
2729 | * User requested HPT resize, but this host can't supply it. Bail out | |
2730 | */ | |
2731 | error_report_err(resize_hpt_err); | |
2732 | exit(1); | |
2733 | } | |
2734 | ||
425f0b7a | 2735 | spapr->rma_size = spapr_rma_size(spapr, &error_fatal); |
c4177479 | 2736 | |
b7d1f77a BH |
2737 | /* Setup a load limit for the ramdisk leaving room for SLOF and FDT */ |
2738 | load_limit = MIN(spapr->rma_size, RTAS_MAX_ADDR) - FW_OVERHEAD; | |
9fdf0c29 | 2739 | |
482969d6 CLG |
2740 | /* |
2741 | * VSMT must be set in order to be able to compute VCPU ids, ie to | |
1a518e76 | 2742 | * call spapr_max_server_number() or spapr_vcpu_id(). |
482969d6 CLG |
2743 | */ |
2744 | spapr_set_vsmt_mode(spapr, &error_fatal); | |
2745 | ||
7b565160 | 2746 | /* Set up Interrupt Controller before we create the VCPUs */ |
fab397d8 | 2747 | spapr_irq_init(spapr, &error_fatal); |
7b565160 | 2748 | |
dc1b5eee GK |
2749 | /* Set up containers for ibm,client-architecture-support negotiated options |
2750 | */ | |
facdb8b6 MR |
2751 | spapr->ov5 = spapr_ovec_new(); |
2752 | spapr->ov5_cas = spapr_ovec_new(); | |
2753 | ||
224245bf | 2754 | if (smc->dr_lmb_enabled) { |
facdb8b6 | 2755 | spapr_ovec_set(spapr->ov5, OV5_DRCONF_MEMORY); |
7c150d6f | 2756 | spapr_validate_node_memory(machine, &error_fatal); |
224245bf DG |
2757 | } |
2758 | ||
417ece33 MR |
2759 | spapr_ovec_set(spapr->ov5, OV5_FORM1_AFFINITY); |
2760 | ||
ffbb1705 MR |
2761 | /* advertise support for dedicated HP event source to guests */ |
2762 | if (spapr->use_hotplug_event_source) { | |
2763 | spapr_ovec_set(spapr->ov5, OV5_HP_EVT); | |
2764 | } | |
2765 | ||
2772cf6b DG |
2766 | /* advertise support for HPT resizing */ |
2767 | if (spapr->resize_hpt != SPAPR_RESIZE_HPT_DISABLED) { | |
2768 | spapr_ovec_set(spapr->ov5, OV5_HPT_RESIZE); | |
2769 | } | |
2770 | ||
a324d6f1 BR |
2771 | /* advertise support for ibm,dyamic-memory-v2 */ |
2772 | spapr_ovec_set(spapr->ov5, OV5_DRMEM_V2); | |
2773 | ||
db592b5b | 2774 | /* advertise XIVE on POWER9 machines */ |
ca62823b | 2775 | if (spapr->irq->xive) { |
273fef83 | 2776 | spapr_ovec_set(spapr->ov5, OV5_XIVE_EXPLOIT); |
db592b5b CLG |
2777 | } |
2778 | ||
9fdf0c29 | 2779 | /* init CPUs */ |
0c86d0fd | 2780 | spapr_init_cpus(spapr); |
9fdf0c29 | 2781 | |
58c46efa LV |
2782 | /* |
2783 | * check we don't have a memory-less/cpu-less NUMA node | |
2784 | * Firmware relies on the existing memory/cpu topology to provide the | |
2785 | * NUMA topology to the kernel. | |
2786 | * And the linux kernel needs to know the NUMA topology at start | |
2787 | * to be able to hotplug CPUs later. | |
2788 | */ | |
2789 | if (machine->numa_state->num_nodes) { | |
2790 | for (i = 0; i < machine->numa_state->num_nodes; ++i) { | |
2791 | /* check for memory-less node */ | |
2792 | if (machine->numa_state->nodes[i].node_mem == 0) { | |
2793 | CPUState *cs; | |
2794 | int found = 0; | |
2795 | /* check for cpu-less node */ | |
2796 | CPU_FOREACH(cs) { | |
2797 | PowerPCCPU *cpu = POWERPC_CPU(cs); | |
2798 | if (cpu->node_id == i) { | |
2799 | found = 1; | |
2800 | break; | |
2801 | } | |
2802 | } | |
2803 | /* memory-less and cpu-less node */ | |
2804 | if (!found) { | |
2805 | error_report( | |
2806 | "Memory-less/cpu-less nodes are not supported (node %d)", | |
2807 | i); | |
2808 | exit(1); | |
2809 | } | |
2810 | } | |
2811 | } | |
2812 | ||
2813 | } | |
2814 | ||
db5127b2 DG |
2815 | /* |
2816 | * NVLink2-connected GPU RAM needs to be placed on a separate NUMA node. | |
2817 | * We assign a new numa ID per GPU in spapr_pci_collect_nvgpu() which is | |
2818 | * called from vPHB reset handler so we initialize the counter here. | |
2819 | * If no NUMA is configured from the QEMU side, we start from 1 as GPU RAM | |
2820 | * must be equally distant from any other node. | |
2821 | * The final value of spapr->gpu_numa_id is going to be written to | |
2822 | * max-associativity-domains in spapr_build_fdt(). | |
2823 | */ | |
2824 | spapr->gpu_numa_id = MAX(1, machine->numa_state->num_nodes); | |
2825 | ||
0550b120 | 2826 | if ((!kvm_enabled() || kvmppc_has_cap_mmu_radix()) && |
ad99d04c DG |
2827 | ppc_type_check_compat(machine->cpu_type, CPU_POWERPC_LOGICAL_3_00, 0, |
2828 | spapr->max_compat_pvr)) { | |
b4b83312 | 2829 | spapr_ovec_set(spapr->ov5, OV5_MMU_RADIX_300); |
0550b120 GK |
2830 | /* KVM and TCG always allow GTSE with radix... */ |
2831 | spapr_ovec_set(spapr->ov5, OV5_MMU_RADIX_GTSE); | |
2832 | } | |
2833 | /* ... but not with hash (currently). */ | |
2834 | ||
026bfd89 DG |
2835 | if (kvm_enabled()) { |
2836 | /* Enable H_LOGICAL_CI_* so SLOF can talk to in-kernel devices */ | |
2837 | kvmppc_enable_logical_ci_hcalls(); | |
ef9971dd | 2838 | kvmppc_enable_set_mode_hcall(); |
5145ad4f NW |
2839 | |
2840 | /* H_CLEAR_MOD/_REF are mandatory in PAPR, but off by default */ | |
2841 | kvmppc_enable_clear_ref_mod_hcalls(); | |
68f9f708 SJS |
2842 | |
2843 | /* Enable H_PAGE_INIT */ | |
2844 | kvmppc_enable_h_page_init(); | |
026bfd89 DG |
2845 | } |
2846 | ||
ab74e543 IM |
2847 | /* map RAM */ |
2848 | memory_region_add_subregion(sysmem, 0, machine->ram); | |
9fdf0c29 | 2849 | |
b0c14ec4 DH |
2850 | /* always allocate the device memory information */ |
2851 | machine->device_memory = g_malloc0(sizeof(*machine->device_memory)); | |
2852 | ||
4a1c9cf0 BR |
2853 | /* initialize hotplug memory address space */ |
2854 | if (machine->ram_size < machine->maxram_size) { | |
0c9269a5 | 2855 | ram_addr_t device_mem_size = machine->maxram_size - machine->ram_size; |
71c9a3dd BR |
2856 | /* |
2857 | * Limit the number of hotpluggable memory slots to half the number | |
2858 | * slots that KVM supports, leaving the other half for PCI and other | |
2859 | * devices. However ensure that number of slots doesn't drop below 32. | |
2860 | */ | |
2861 | int max_memslots = kvm_enabled() ? kvm_get_max_memslots() / 2 : | |
2862 | SPAPR_MAX_RAM_SLOTS; | |
4a1c9cf0 | 2863 | |
71c9a3dd BR |
2864 | if (max_memslots < SPAPR_MAX_RAM_SLOTS) { |
2865 | max_memslots = SPAPR_MAX_RAM_SLOTS; | |
2866 | } | |
2867 | if (machine->ram_slots > max_memslots) { | |
d54e4d76 DG |
2868 | error_report("Specified number of memory slots %" |
2869 | PRIu64" exceeds max supported %d", | |
71c9a3dd | 2870 | machine->ram_slots, max_memslots); |
d54e4d76 | 2871 | exit(1); |
4a1c9cf0 BR |
2872 | } |
2873 | ||
b0c14ec4 | 2874 | machine->device_memory->base = ROUND_UP(machine->ram_size, |
0c9269a5 | 2875 | SPAPR_DEVICE_MEM_ALIGN); |
b0c14ec4 | 2876 | memory_region_init(&machine->device_memory->mr, OBJECT(spapr), |
0c9269a5 | 2877 | "device-memory", device_mem_size); |
b0c14ec4 DH |
2878 | memory_region_add_subregion(sysmem, machine->device_memory->base, |
2879 | &machine->device_memory->mr); | |
4a1c9cf0 BR |
2880 | } |
2881 | ||
224245bf DG |
2882 | if (smc->dr_lmb_enabled) { |
2883 | spapr_create_lmb_dr_connectors(spapr); | |
2884 | } | |
2885 | ||
8af7e1fe | 2886 | if (spapr_get_cap(spapr, SPAPR_CAP_FWNMI) == SPAPR_CAP_ON) { |
2500fb42 AP |
2887 | /* Create the error string for live migration blocker */ |
2888 | error_setg(&spapr->fwnmi_migration_blocker, | |
2889 | "A machine check is being handled during migration. The handler" | |
2890 | "may run and log hardware error on the destination"); | |
2891 | } | |
2892 | ||
ee3a71e3 SB |
2893 | if (mc->nvdimm_supported) { |
2894 | spapr_create_nvdimm_dr_connectors(spapr); | |
2895 | } | |
2896 | ||
ffbb1705 | 2897 | /* Set up RTAS event infrastructure */ |
74d042e5 DG |
2898 | spapr_events_init(spapr); |
2899 | ||
12f42174 | 2900 | /* Set up the RTC RTAS interfaces */ |
28df36a1 | 2901 | spapr_rtc_create(spapr); |
12f42174 | 2902 | |
b5cec4c5 | 2903 | /* Set up VIO bus */ |
4040ab72 DG |
2904 | spapr->vio_bus = spapr_vio_bus_init(); |
2905 | ||
b8846a4d | 2906 | for (i = 0; i < serial_max_hds(); i++) { |
9bca0edb PM |
2907 | if (serial_hd(i)) { |
2908 | spapr_vty_create(spapr->vio_bus, serial_hd(i)); | |
4040ab72 DG |
2909 | } |
2910 | } | |
9fdf0c29 | 2911 | |
639e8102 DG |
2912 | /* We always have at least the nvram device on VIO */ |
2913 | spapr_create_nvram(spapr); | |
2914 | ||
962b6c36 MR |
2915 | /* |
2916 | * Setup hotplug / dynamic-reconfiguration connectors. top-level | |
2917 | * connectors (described in root DT node's "ibm,drc-types" property) | |
2918 | * are pre-initialized here. additional child connectors (such as | |
2919 | * connectors for a PHBs PCI slots) are added as needed during their | |
2920 | * parent's realization. | |
2921 | */ | |
2922 | if (smc->dr_phb_enabled) { | |
2923 | for (i = 0; i < SPAPR_MAX_PHBS; i++) { | |
2924 | spapr_dr_connector_new(OBJECT(machine), TYPE_SPAPR_DRC_PHB, i); | |
2925 | } | |
2926 | } | |
2927 | ||
3384f95c | 2928 | /* Set up PCI */ |
fa28f71b AK |
2929 | spapr_pci_rtas_init(); |
2930 | ||
999c9caf | 2931 | phb = spapr_create_default_phb(); |
3384f95c | 2932 | |
277f9acf | 2933 | for (i = 0; i < nb_nics; i++) { |
8d90ad90 DG |
2934 | NICInfo *nd = &nd_table[i]; |
2935 | ||
2936 | if (!nd->model) { | |
3c3a4e7a | 2937 | nd->model = g_strdup("spapr-vlan"); |
8d90ad90 DG |
2938 | } |
2939 | ||
3c3a4e7a TH |
2940 | if (g_str_equal(nd->model, "spapr-vlan") || |
2941 | g_str_equal(nd->model, "ibmveth")) { | |
d601fac4 | 2942 | spapr_vlan_create(spapr->vio_bus, nd); |
8d90ad90 | 2943 | } else { |
29b358f9 | 2944 | pci_nic_init_nofail(&nd_table[i], phb->bus, nd->model, NULL); |
8d90ad90 DG |
2945 | } |
2946 | } | |
2947 | ||
6e270446 | 2948 | for (i = 0; i <= drive_get_max_bus(IF_SCSI); i++) { |
d601fac4 | 2949 | spapr_vscsi_create(spapr->vio_bus); |
6e270446 BH |
2950 | } |
2951 | ||
f28359d8 | 2952 | /* Graphics */ |
14c6a894 | 2953 | if (spapr_vga_init(phb->bus, &error_fatal)) { |
3fc5acde | 2954 | spapr->has_graphics = true; |
c6e76503 | 2955 | machine->usb |= defaults_enabled() && !machine->usb_disabled; |
f28359d8 LZ |
2956 | } |
2957 | ||
4ee9ced9 | 2958 | if (machine->usb) { |
57040d45 TH |
2959 | if (smc->use_ohci_by_default) { |
2960 | pci_create_simple(phb->bus, -1, "pci-ohci"); | |
2961 | } else { | |
2962 | pci_create_simple(phb->bus, -1, "nec-usb-xhci"); | |
2963 | } | |
c86580b8 | 2964 | |
35139a59 | 2965 | if (spapr->has_graphics) { |
c86580b8 MA |
2966 | USBBus *usb_bus = usb_bus_find(-1); |
2967 | ||
2968 | usb_create_simple(usb_bus, "usb-kbd"); | |
2969 | usb_create_simple(usb_bus, "usb-mouse"); | |
35139a59 DG |
2970 | } |
2971 | } | |
2972 | ||
9fdf0c29 DG |
2973 | if (kernel_filename) { |
2974 | uint64_t lowaddr = 0; | |
2975 | ||
4366e1db | 2976 | spapr->kernel_size = load_elf(kernel_filename, NULL, |
87262806 | 2977 | translate_kernel_address, spapr, |
6cdda0ff | 2978 | NULL, &lowaddr, NULL, NULL, 1, |
a19f7fb0 DG |
2979 | PPC_ELF_MACHINE, 0, 0); |
2980 | if (spapr->kernel_size == ELF_LOAD_WRONG_ENDIAN) { | |
4366e1db | 2981 | spapr->kernel_size = load_elf(kernel_filename, NULL, |
87262806 | 2982 | translate_kernel_address, spapr, NULL, |
6cdda0ff | 2983 | &lowaddr, NULL, NULL, 0, |
87262806 AK |
2984 | PPC_ELF_MACHINE, |
2985 | 0, 0); | |
a19f7fb0 | 2986 | spapr->kernel_le = spapr->kernel_size > 0; |
16457e7f | 2987 | } |
a19f7fb0 DG |
2988 | if (spapr->kernel_size < 0) { |
2989 | error_report("error loading %s: %s", kernel_filename, | |
2990 | load_elf_strerror(spapr->kernel_size)); | |
9fdf0c29 DG |
2991 | exit(1); |
2992 | } | |
2993 | ||
2994 | /* load initrd */ | |
2995 | if (initrd_filename) { | |
4d8d5467 BH |
2996 | /* Try to locate the initrd in the gap between the kernel |
2997 | * and the firmware. Add a bit of space just in case | |
2998 | */ | |
87262806 | 2999 | spapr->initrd_base = (spapr->kernel_addr + spapr->kernel_size |
a19f7fb0 DG |
3000 | + 0x1ffff) & ~0xffff; |
3001 | spapr->initrd_size = load_image_targphys(initrd_filename, | |
3002 | spapr->initrd_base, | |
3003 | load_limit | |
3004 | - spapr->initrd_base); | |
3005 | if (spapr->initrd_size < 0) { | |
d54e4d76 DG |
3006 | error_report("could not load initial ram disk '%s'", |
3007 | initrd_filename); | |
9fdf0c29 DG |
3008 | exit(1); |
3009 | } | |
9fdf0c29 | 3010 | } |
4d8d5467 | 3011 | } |
a3467baa | 3012 | |
8e7ea787 AF |
3013 | if (bios_name == NULL) { |
3014 | bios_name = FW_FILE_NAME; | |
3015 | } | |
3016 | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); | |
4c56440d | 3017 | if (!filename) { |
68fea5a0 | 3018 | error_report("Could not find LPAR firmware '%s'", bios_name); |
4c56440d SW |
3019 | exit(1); |
3020 | } | |
4d8d5467 | 3021 | fw_size = load_image_targphys(filename, 0, FW_MAX_SIZE); |
68fea5a0 TH |
3022 | if (fw_size <= 0) { |
3023 | error_report("Could not load LPAR firmware '%s'", filename); | |
4d8d5467 BH |
3024 | exit(1); |
3025 | } | |
3026 | g_free(filename); | |
4d8d5467 | 3027 | |
28e02042 DG |
3028 | /* FIXME: Should register things through the MachineState's qdev |
3029 | * interface, this is a legacy from the sPAPREnvironment structure | |
3030 | * which predated MachineState but had a similar function */ | |
4be21d56 | 3031 | vmstate_register(NULL, 0, &vmstate_spapr, spapr); |
1df2c9a2 | 3032 | register_savevm_live("spapr/htab", VMSTATE_INSTANCE_ID_ANY, 1, |
4be21d56 DG |
3033 | &savevm_htab_handlers, spapr); |
3034 | ||
bb2bdd81 GK |
3035 | qbus_set_hotplug_handler(sysbus_get_default(), OBJECT(machine), |
3036 | &error_fatal); | |
3037 | ||
5b2128d2 | 3038 | qemu_register_boot_set(spapr_boot_set, spapr); |
42043e4f | 3039 | |
93eac7b8 NP |
3040 | /* |
3041 | * Nothing needs to be done to resume a suspended guest because | |
3042 | * suspending does not change the machine state, so no need for | |
3043 | * a ->wakeup method. | |
3044 | */ | |
3045 | qemu_register_wakeup_support(); | |
3046 | ||
42043e4f | 3047 | if (kvm_enabled()) { |
3dc410ae | 3048 | /* to stop and start vmclock */ |
42043e4f LV |
3049 | qemu_add_vm_change_state_handler(cpu_ppc_clock_vm_state_change, |
3050 | &spapr->tb); | |
3dc410ae AK |
3051 | |
3052 | kvmppc_spapr_enable_inkernel_multitce(); | |
42043e4f | 3053 | } |
9ac703ac | 3054 | |
8af7e1fe | 3055 | qemu_cond_init(&spapr->fwnmi_machine_check_interlock_cond); |
9fdf0c29 DG |
3056 | } |
3057 | ||
dc0ca80e | 3058 | static int spapr_kvm_type(MachineState *machine, const char *vm_type) |
135a129a AK |
3059 | { |
3060 | if (!vm_type) { | |
3061 | return 0; | |
3062 | } | |
3063 | ||
3064 | if (!strcmp(vm_type, "HV")) { | |
3065 | return 1; | |
3066 | } | |
3067 | ||
3068 | if (!strcmp(vm_type, "PR")) { | |
3069 | return 2; | |
3070 | } | |
3071 | ||
3072 | error_report("Unknown kvm-type specified '%s'", vm_type); | |
3073 | exit(1); | |
3074 | } | |
3075 | ||
71461b0f | 3076 | /* |
627b84f4 | 3077 | * Implementation of an interface to adjust firmware path |
71461b0f AK |
3078 | * for the bootindex property handling. |
3079 | */ | |
3080 | static char *spapr_get_fw_dev_path(FWPathProvider *p, BusState *bus, | |
3081 | DeviceState *dev) | |
3082 | { | |
3083 | #define CAST(type, obj, name) \ | |
3084 | ((type *)object_dynamic_cast(OBJECT(obj), (name))) | |
3085 | SCSIDevice *d = CAST(SCSIDevice, dev, TYPE_SCSI_DEVICE); | |
ce2918cb | 3086 | SpaprPhbState *phb = CAST(SpaprPhbState, dev, TYPE_SPAPR_PCI_HOST_BRIDGE); |
c4e13492 | 3087 | VHostSCSICommon *vsc = CAST(VHostSCSICommon, dev, TYPE_VHOST_SCSI_COMMON); |
71461b0f AK |
3088 | |
3089 | if (d) { | |
3090 | void *spapr = CAST(void, bus->parent, "spapr-vscsi"); | |
3091 | VirtIOSCSI *virtio = CAST(VirtIOSCSI, bus->parent, TYPE_VIRTIO_SCSI); | |
3092 | USBDevice *usb = CAST(USBDevice, bus->parent, TYPE_USB_DEVICE); | |
3093 | ||
3094 | if (spapr) { | |
3095 | /* | |
3096 | * Replace "channel@0/disk@0,0" with "disk@8000000000000000": | |
1ac24c91 TH |
3097 | * In the top 16 bits of the 64-bit LUN, we use SRP luns of the form |
3098 | * 0x8000 | (target << 8) | (bus << 5) | lun | |
3099 | * (see the "Logical unit addressing format" table in SAM5) | |
71461b0f | 3100 | */ |
1ac24c91 | 3101 | unsigned id = 0x8000 | (d->id << 8) | (d->channel << 5) | d->lun; |
71461b0f AK |
3102 | return g_strdup_printf("%s@%"PRIX64, qdev_fw_name(dev), |
3103 | (uint64_t)id << 48); | |
3104 | } else if (virtio) { | |
3105 | /* | |
3106 | * We use SRP luns of the form 01000000 | (target << 8) | lun | |
3107 | * in the top 32 bits of the 64-bit LUN | |
3108 | * Note: the quote above is from SLOF and it is wrong, | |
3109 | * the actual binding is: | |
3110 | * swap 0100 or 10 << or 20 << ( target lun-id -- srplun ) | |
3111 | */ | |
3112 | unsigned id = 0x1000000 | (d->id << 16) | d->lun; | |
bac658d1 TH |
3113 | if (d->lun >= 256) { |
3114 | /* Use the LUN "flat space addressing method" */ | |
3115 | id |= 0x4000; | |
3116 | } | |
71461b0f AK |
3117 | return g_strdup_printf("%s@%"PRIX64, qdev_fw_name(dev), |
3118 | (uint64_t)id << 32); | |
3119 | } else if (usb) { | |
3120 | /* | |
3121 | * We use SRP luns of the form 01000000 | (usb-port << 16) | lun | |
3122 | * in the top 32 bits of the 64-bit LUN | |
3123 | */ | |
3124 | unsigned usb_port = atoi(usb->port->path); | |
3125 | unsigned id = 0x1000000 | (usb_port << 16) | d->lun; | |
3126 | return g_strdup_printf("%s@%"PRIX64, qdev_fw_name(dev), | |
3127 | (uint64_t)id << 32); | |
3128 | } | |
3129 | } | |
3130 | ||
b99260eb TH |
3131 | /* |
3132 | * SLOF probes the USB devices, and if it recognizes that the device is a | |
3133 | * storage device, it changes its name to "storage" instead of "usb-host", | |
3134 | * and additionally adds a child node for the SCSI LUN, so the correct | |
3135 | * boot path in SLOF is something like .../storage@1/disk@xxx" instead. | |
3136 | */ | |
3137 | if (strcmp("usb-host", qdev_fw_name(dev)) == 0) { | |
3138 | USBDevice *usbdev = CAST(USBDevice, dev, TYPE_USB_DEVICE); | |
3139 | if (usb_host_dev_is_scsi_storage(usbdev)) { | |
3140 | return g_strdup_printf("storage@%s/disk", usbdev->port->path); | |
3141 | } | |
3142 | } | |
3143 | ||
71461b0f AK |
3144 | if (phb) { |
3145 | /* Replace "pci" with "pci@800000020000000" */ | |
3146 | return g_strdup_printf("pci@%"PRIX64, phb->buid); | |
3147 | } | |
3148 | ||
c4e13492 FF |
3149 | if (vsc) { |
3150 | /* Same logic as virtio above */ | |
3151 | unsigned id = 0x1000000 | (vsc->target << 16) | vsc->lun; | |
3152 | return g_strdup_printf("disk@%"PRIX64, (uint64_t)id << 32); | |
3153 | } | |
3154 | ||
4871dd4c TH |
3155 | if (g_str_equal("pci-bridge", qdev_fw_name(dev))) { |
3156 | /* SLOF uses "pci" instead of "pci-bridge" for PCI bridges */ | |
3157 | PCIDevice *pcidev = CAST(PCIDevice, dev, TYPE_PCI_DEVICE); | |
3158 | return g_strdup_printf("pci@%x", PCI_SLOT(pcidev->devfn)); | |
3159 | } | |
3160 | ||
71461b0f AK |
3161 | return NULL; |
3162 | } | |
3163 | ||
23825581 EH |
3164 | static char *spapr_get_kvm_type(Object *obj, Error **errp) |
3165 | { | |
ce2918cb | 3166 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
23825581 | 3167 | |
28e02042 | 3168 | return g_strdup(spapr->kvm_type); |
23825581 EH |
3169 | } |
3170 | ||
3171 | static void spapr_set_kvm_type(Object *obj, const char *value, Error **errp) | |
3172 | { | |
ce2918cb | 3173 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
23825581 | 3174 | |
28e02042 DG |
3175 | g_free(spapr->kvm_type); |
3176 | spapr->kvm_type = g_strdup(value); | |
23825581 EH |
3177 | } |
3178 | ||
f6229214 MR |
3179 | static bool spapr_get_modern_hotplug_events(Object *obj, Error **errp) |
3180 | { | |
ce2918cb | 3181 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
f6229214 MR |
3182 | |
3183 | return spapr->use_hotplug_event_source; | |
3184 | } | |
3185 | ||
3186 | static void spapr_set_modern_hotplug_events(Object *obj, bool value, | |
3187 | Error **errp) | |
3188 | { | |
ce2918cb | 3189 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
f6229214 MR |
3190 | |
3191 | spapr->use_hotplug_event_source = value; | |
3192 | } | |
3193 | ||
fcad0d21 AK |
3194 | static bool spapr_get_msix_emulation(Object *obj, Error **errp) |
3195 | { | |
3196 | return true; | |
3197 | } | |
3198 | ||
30f4b05b DG |
3199 | static char *spapr_get_resize_hpt(Object *obj, Error **errp) |
3200 | { | |
ce2918cb | 3201 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
30f4b05b DG |
3202 | |
3203 | switch (spapr->resize_hpt) { | |
3204 | case SPAPR_RESIZE_HPT_DEFAULT: | |
3205 | return g_strdup("default"); | |
3206 | case SPAPR_RESIZE_HPT_DISABLED: | |
3207 | return g_strdup("disabled"); | |
3208 | case SPAPR_RESIZE_HPT_ENABLED: | |
3209 | return g_strdup("enabled"); | |
3210 | case SPAPR_RESIZE_HPT_REQUIRED: | |
3211 | return g_strdup("required"); | |
3212 | } | |
3213 | g_assert_not_reached(); | |
3214 | } | |
3215 | ||
3216 | static void spapr_set_resize_hpt(Object *obj, const char *value, Error **errp) | |
3217 | { | |
ce2918cb | 3218 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
30f4b05b DG |
3219 | |
3220 | if (strcmp(value, "default") == 0) { | |
3221 | spapr->resize_hpt = SPAPR_RESIZE_HPT_DEFAULT; | |
3222 | } else if (strcmp(value, "disabled") == 0) { | |
3223 | spapr->resize_hpt = SPAPR_RESIZE_HPT_DISABLED; | |
3224 | } else if (strcmp(value, "enabled") == 0) { | |
3225 | spapr->resize_hpt = SPAPR_RESIZE_HPT_ENABLED; | |
3226 | } else if (strcmp(value, "required") == 0) { | |
3227 | spapr->resize_hpt = SPAPR_RESIZE_HPT_REQUIRED; | |
3228 | } else { | |
3229 | error_setg(errp, "Bad value for \"resize-hpt\" property"); | |
3230 | } | |
3231 | } | |
3232 | ||
3ba3d0bc CLG |
3233 | static char *spapr_get_ic_mode(Object *obj, Error **errp) |
3234 | { | |
ce2918cb | 3235 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
3ba3d0bc CLG |
3236 | |
3237 | if (spapr->irq == &spapr_irq_xics_legacy) { | |
3238 | return g_strdup("legacy"); | |
3239 | } else if (spapr->irq == &spapr_irq_xics) { | |
3240 | return g_strdup("xics"); | |
3241 | } else if (spapr->irq == &spapr_irq_xive) { | |
3242 | return g_strdup("xive"); | |
13db0cd9 CLG |
3243 | } else if (spapr->irq == &spapr_irq_dual) { |
3244 | return g_strdup("dual"); | |
3ba3d0bc CLG |
3245 | } |
3246 | g_assert_not_reached(); | |
3247 | } | |
3248 | ||
3249 | static void spapr_set_ic_mode(Object *obj, const char *value, Error **errp) | |
3250 | { | |
ce2918cb | 3251 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
3ba3d0bc | 3252 | |
21df5e4f GK |
3253 | if (SPAPR_MACHINE_GET_CLASS(spapr)->legacy_irq_allocation) { |
3254 | error_setg(errp, "This machine only uses the legacy XICS backend, don't pass ic-mode"); | |
3255 | return; | |
3256 | } | |
3257 | ||
3ba3d0bc CLG |
3258 | /* The legacy IRQ backend can not be set */ |
3259 | if (strcmp(value, "xics") == 0) { | |
3260 | spapr->irq = &spapr_irq_xics; | |
3261 | } else if (strcmp(value, "xive") == 0) { | |
3262 | spapr->irq = &spapr_irq_xive; | |
13db0cd9 CLG |
3263 | } else if (strcmp(value, "dual") == 0) { |
3264 | spapr->irq = &spapr_irq_dual; | |
3ba3d0bc CLG |
3265 | } else { |
3266 | error_setg(errp, "Bad value for \"ic-mode\" property"); | |
3267 | } | |
3268 | } | |
3269 | ||
27461d69 PP |
3270 | static char *spapr_get_host_model(Object *obj, Error **errp) |
3271 | { | |
ce2918cb | 3272 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
27461d69 PP |
3273 | |
3274 | return g_strdup(spapr->host_model); | |
3275 | } | |
3276 | ||
3277 | static void spapr_set_host_model(Object *obj, const char *value, Error **errp) | |
3278 | { | |
ce2918cb | 3279 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
27461d69 PP |
3280 | |
3281 | g_free(spapr->host_model); | |
3282 | spapr->host_model = g_strdup(value); | |
3283 | } | |
3284 | ||
3285 | static char *spapr_get_host_serial(Object *obj, Error **errp) | |
3286 | { | |
ce2918cb | 3287 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
27461d69 PP |
3288 | |
3289 | return g_strdup(spapr->host_serial); | |
3290 | } | |
3291 | ||
3292 | static void spapr_set_host_serial(Object *obj, const char *value, Error **errp) | |
3293 | { | |
ce2918cb | 3294 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
27461d69 PP |
3295 | |
3296 | g_free(spapr->host_serial); | |
3297 | spapr->host_serial = g_strdup(value); | |
3298 | } | |
3299 | ||
bcb5ce08 | 3300 | static void spapr_instance_init(Object *obj) |
23825581 | 3301 | { |
ce2918cb DG |
3302 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
3303 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(spapr); | |
715c5407 DG |
3304 | |
3305 | spapr->htab_fd = -1; | |
f6229214 | 3306 | spapr->use_hotplug_event_source = true; |
23825581 | 3307 | object_property_add_str(obj, "kvm-type", |
d2623129 | 3308 | spapr_get_kvm_type, spapr_set_kvm_type); |
49d2e648 | 3309 | object_property_set_description(obj, "kvm-type", |
7eecec7d | 3310 | "Specifies the KVM virtualization mode (HV, PR)"); |
f6229214 MR |
3311 | object_property_add_bool(obj, "modern-hotplug-events", |
3312 | spapr_get_modern_hotplug_events, | |
d2623129 | 3313 | spapr_set_modern_hotplug_events); |
f6229214 MR |
3314 | object_property_set_description(obj, "modern-hotplug-events", |
3315 | "Use dedicated hotplug event mechanism in" | |
3316 | " place of standard EPOW events when possible" | |
7eecec7d | 3317 | " (required for memory hot-unplug support)"); |
7843c0d6 | 3318 | ppc_compat_add_property(obj, "max-cpu-compat", &spapr->max_compat_pvr, |
40c2281c | 3319 | "Maximum permitted CPU compatibility mode"); |
30f4b05b DG |
3320 | |
3321 | object_property_add_str(obj, "resize-hpt", | |
d2623129 | 3322 | spapr_get_resize_hpt, spapr_set_resize_hpt); |
30f4b05b | 3323 | object_property_set_description(obj, "resize-hpt", |
7eecec7d | 3324 | "Resizing of the Hash Page Table (enabled, disabled, required)"); |
64a7b8de | 3325 | object_property_add_uint32_ptr(obj, "vsmt", |
d2623129 | 3326 | &spapr->vsmt, OBJ_PROP_FLAG_READWRITE); |
fa98fbfc SB |
3327 | object_property_set_description(obj, "vsmt", |
3328 | "Virtual SMT: KVM behaves as if this were" | |
7eecec7d | 3329 | " the host's SMT mode"); |
64a7b8de | 3330 | |
fcad0d21 | 3331 | object_property_add_bool(obj, "vfio-no-msix-emulation", |
d2623129 | 3332 | spapr_get_msix_emulation, NULL); |
3ba3d0bc | 3333 | |
64a7b8de | 3334 | object_property_add_uint64_ptr(obj, "kernel-addr", |
d2623129 | 3335 | &spapr->kernel_addr, OBJ_PROP_FLAG_READWRITE); |
87262806 AK |
3336 | object_property_set_description(obj, "kernel-addr", |
3337 | stringify(KERNEL_LOAD_ADDR) | |
7eecec7d | 3338 | " for -kernel is the default"); |
87262806 | 3339 | spapr->kernel_addr = KERNEL_LOAD_ADDR; |
3ba3d0bc CLG |
3340 | /* The machine class defines the default interrupt controller mode */ |
3341 | spapr->irq = smc->irq; | |
3342 | object_property_add_str(obj, "ic-mode", spapr_get_ic_mode, | |
d2623129 | 3343 | spapr_set_ic_mode); |
3ba3d0bc | 3344 | object_property_set_description(obj, "ic-mode", |
7eecec7d | 3345 | "Specifies the interrupt controller mode (xics, xive, dual)"); |
27461d69 PP |
3346 | |
3347 | object_property_add_str(obj, "host-model", | |
d2623129 | 3348 | spapr_get_host_model, spapr_set_host_model); |
27461d69 | 3349 | object_property_set_description(obj, "host-model", |
7eecec7d | 3350 | "Host model to advertise in guest device tree"); |
27461d69 | 3351 | object_property_add_str(obj, "host-serial", |
d2623129 | 3352 | spapr_get_host_serial, spapr_set_host_serial); |
27461d69 | 3353 | object_property_set_description(obj, "host-serial", |
7eecec7d | 3354 | "Host serial number to advertise in guest device tree"); |
23825581 EH |
3355 | } |
3356 | ||
87bbdd9c DG |
3357 | static void spapr_machine_finalizefn(Object *obj) |
3358 | { | |
ce2918cb | 3359 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
87bbdd9c DG |
3360 | |
3361 | g_free(spapr->kvm_type); | |
3362 | } | |
3363 | ||
1c7ad77e | 3364 | void spapr_do_system_reset_on_cpu(CPUState *cs, run_on_cpu_data arg) |
34316482 | 3365 | { |
0e236d34 | 3366 | SpaprMachineState *spapr = SPAPR_MACHINE(qdev_get_machine()); |
b5b7f391 NP |
3367 | PowerPCCPU *cpu = POWERPC_CPU(cs); |
3368 | CPUPPCState *env = &cpu->env; | |
0e236d34 | 3369 | |
34316482 | 3370 | cpu_synchronize_state(cs); |
0e236d34 NP |
3371 | /* If FWNMI is inactive, addr will be -1, which will deliver to 0x100 */ |
3372 | if (spapr->fwnmi_system_reset_addr != -1) { | |
3373 | uint64_t rtas_addr, addr; | |
0e236d34 NP |
3374 | |
3375 | /* get rtas addr from fdt */ | |
3376 | rtas_addr = spapr_get_rtas_addr(); | |
3377 | if (!rtas_addr) { | |
3378 | qemu_system_guest_panicked(NULL); | |
3379 | return; | |
3380 | } | |
3381 | ||
3382 | addr = rtas_addr + RTAS_ERROR_LOG_MAX + cs->cpu_index * sizeof(uint64_t)*2; | |
3383 | stq_be_phys(&address_space_memory, addr, env->gpr[3]); | |
3384 | stq_be_phys(&address_space_memory, addr + sizeof(uint64_t), 0); | |
3385 | env->gpr[3] = addr; | |
3386 | } | |
b5b7f391 NP |
3387 | ppc_cpu_do_system_reset(cs); |
3388 | if (spapr->fwnmi_system_reset_addr != -1) { | |
3389 | env->nip = spapr->fwnmi_system_reset_addr; | |
3390 | } | |
34316482 AK |
3391 | } |
3392 | ||
3393 | static void spapr_nmi(NMIState *n, int cpu_index, Error **errp) | |
3394 | { | |
3395 | CPUState *cs; | |
3396 | ||
3397 | CPU_FOREACH(cs) { | |
1c7ad77e | 3398 | async_run_on_cpu(cs, spapr_do_system_reset_on_cpu, RUN_ON_CPU_NULL); |
34316482 AK |
3399 | } |
3400 | } | |
3401 | ||
ce2918cb | 3402 | int spapr_lmb_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, |
62d38c9b GK |
3403 | void *fdt, int *fdt_start_offset, Error **errp) |
3404 | { | |
3405 | uint64_t addr; | |
3406 | uint32_t node; | |
3407 | ||
3408 | addr = spapr_drc_index(drc) * SPAPR_MEMORY_BLOCK_SIZE; | |
3409 | node = object_property_get_uint(OBJECT(drc->dev), PC_DIMM_NODE_PROP, | |
3410 | &error_abort); | |
91335a5e DG |
3411 | *fdt_start_offset = spapr_dt_memory_node(fdt, node, addr, |
3412 | SPAPR_MEMORY_BLOCK_SIZE); | |
62d38c9b GK |
3413 | return 0; |
3414 | } | |
3415 | ||
79b78a6b | 3416 | static void spapr_add_lmbs(DeviceState *dev, uint64_t addr_start, uint64_t size, |
62d38c9b | 3417 | bool dedicated_hp_event_source, Error **errp) |
c20d332a | 3418 | { |
ce2918cb | 3419 | SpaprDrc *drc; |
c20d332a | 3420 | uint32_t nr_lmbs = size/SPAPR_MEMORY_BLOCK_SIZE; |
62d38c9b | 3421 | int i; |
79b78a6b | 3422 | uint64_t addr = addr_start; |
94fd9cba | 3423 | bool hotplugged = spapr_drc_hotplugged(dev); |
160bb678 | 3424 | Error *local_err = NULL; |
c20d332a | 3425 | |
c20d332a | 3426 | for (i = 0; i < nr_lmbs; i++) { |
fbf55397 DG |
3427 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, |
3428 | addr / SPAPR_MEMORY_BLOCK_SIZE); | |
c20d332a BR |
3429 | g_assert(drc); |
3430 | ||
09d876ce | 3431 | spapr_drc_attach(drc, dev, &local_err); |
160bb678 GK |
3432 | if (local_err) { |
3433 | while (addr > addr_start) { | |
3434 | addr -= SPAPR_MEMORY_BLOCK_SIZE; | |
3435 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, | |
3436 | addr / SPAPR_MEMORY_BLOCK_SIZE); | |
a8dc47fd | 3437 | spapr_drc_detach(drc); |
160bb678 | 3438 | } |
160bb678 GK |
3439 | error_propagate(errp, local_err); |
3440 | return; | |
3441 | } | |
94fd9cba LV |
3442 | if (!hotplugged) { |
3443 | spapr_drc_reset(drc); | |
3444 | } | |
c20d332a BR |
3445 | addr += SPAPR_MEMORY_BLOCK_SIZE; |
3446 | } | |
5dd5238c JD |
3447 | /* send hotplug notification to the |
3448 | * guest only in case of hotplugged memory | |
3449 | */ | |
94fd9cba | 3450 | if (hotplugged) { |
79b78a6b | 3451 | if (dedicated_hp_event_source) { |
fbf55397 DG |
3452 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, |
3453 | addr_start / SPAPR_MEMORY_BLOCK_SIZE); | |
79b78a6b MR |
3454 | spapr_hotplug_req_add_by_count_indexed(SPAPR_DR_CONNECTOR_TYPE_LMB, |
3455 | nr_lmbs, | |
0b55aa91 | 3456 | spapr_drc_index(drc)); |
79b78a6b MR |
3457 | } else { |
3458 | spapr_hotplug_req_add_by_count(SPAPR_DR_CONNECTOR_TYPE_LMB, | |
3459 | nr_lmbs); | |
3460 | } | |
5dd5238c | 3461 | } |
c20d332a BR |
3462 | } |
3463 | ||
3464 | static void spapr_memory_plug(HotplugHandler *hotplug_dev, DeviceState *dev, | |
81985f3b | 3465 | Error **errp) |
c20d332a BR |
3466 | { |
3467 | Error *local_err = NULL; | |
ce2918cb | 3468 | SpaprMachineState *ms = SPAPR_MACHINE(hotplug_dev); |
c20d332a | 3469 | PCDIMMDevice *dimm = PC_DIMM(dev); |
ee3a71e3 SB |
3470 | uint64_t size, addr, slot; |
3471 | bool is_nvdimm = object_dynamic_cast(OBJECT(dev), TYPE_NVDIMM); | |
04790978 | 3472 | |
946d6154 | 3473 | size = memory_device_get_region_size(MEMORY_DEVICE(dev), &error_abort); |
df587133 | 3474 | |
fd3416f5 | 3475 | pc_dimm_plug(dimm, MACHINE(ms), &local_err); |
c20d332a BR |
3476 | if (local_err) { |
3477 | goto out; | |
3478 | } | |
3479 | ||
ee3a71e3 SB |
3480 | if (!is_nvdimm) { |
3481 | addr = object_property_get_uint(OBJECT(dimm), | |
3482 | PC_DIMM_ADDR_PROP, &local_err); | |
3483 | if (local_err) { | |
3484 | goto out_unplug; | |
3485 | } | |
3486 | spapr_add_lmbs(dev, addr, size, | |
3487 | spapr_ovec_test(ms->ov5_cas, OV5_HP_EVT), | |
3488 | &local_err); | |
3489 | } else { | |
3490 | slot = object_property_get_uint(OBJECT(dimm), | |
3491 | PC_DIMM_SLOT_PROP, &local_err); | |
3492 | if (local_err) { | |
3493 | goto out_unplug; | |
3494 | } | |
3495 | spapr_add_nvdimm(dev, slot, &local_err); | |
c20d332a BR |
3496 | } |
3497 | ||
160bb678 GK |
3498 | if (local_err) { |
3499 | goto out_unplug; | |
3500 | } | |
3501 | ||
3502 | return; | |
c20d332a | 3503 | |
160bb678 | 3504 | out_unplug: |
fd3416f5 | 3505 | pc_dimm_unplug(dimm, MACHINE(ms)); |
c20d332a BR |
3506 | out: |
3507 | error_propagate(errp, local_err); | |
3508 | } | |
3509 | ||
c871bc70 LV |
3510 | static void spapr_memory_pre_plug(HotplugHandler *hotplug_dev, DeviceState *dev, |
3511 | Error **errp) | |
3512 | { | |
ce2918cb DG |
3513 | const SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(hotplug_dev); |
3514 | SpaprMachineState *spapr = SPAPR_MACHINE(hotplug_dev); | |
ee3a71e3 SB |
3515 | const MachineClass *mc = MACHINE_CLASS(smc); |
3516 | bool is_nvdimm = object_dynamic_cast(OBJECT(dev), TYPE_NVDIMM); | |
c871bc70 | 3517 | PCDIMMDevice *dimm = PC_DIMM(dev); |
8f1ffe5b | 3518 | Error *local_err = NULL; |
04790978 | 3519 | uint64_t size; |
123eec65 DG |
3520 | Object *memdev; |
3521 | hwaddr pagesize; | |
c871bc70 | 3522 | |
4e8a01bd DH |
3523 | if (!smc->dr_lmb_enabled) { |
3524 | error_setg(errp, "Memory hotplug not supported for this machine"); | |
3525 | return; | |
3526 | } | |
3527 | ||
ee3a71e3 SB |
3528 | if (is_nvdimm && !mc->nvdimm_supported) { |
3529 | error_setg(errp, "NVDIMM hotplug not supported for this machine"); | |
3530 | return; | |
3531 | } | |
3532 | ||
946d6154 DH |
3533 | size = memory_device_get_region_size(MEMORY_DEVICE(dimm), &local_err); |
3534 | if (local_err) { | |
3535 | error_propagate(errp, local_err); | |
04790978 TH |
3536 | return; |
3537 | } | |
04790978 | 3538 | |
ee3a71e3 | 3539 | if (!is_nvdimm && size % SPAPR_MEMORY_BLOCK_SIZE) { |
c871bc70 | 3540 | error_setg(errp, "Hotplugged memory size must be a multiple of " |
ee3a71e3 | 3541 | "%" PRIu64 " MB", SPAPR_MEMORY_BLOCK_SIZE / MiB); |
c871bc70 | 3542 | return; |
ee3a71e3 SB |
3543 | } else if (is_nvdimm) { |
3544 | spapr_nvdimm_validate_opts(NVDIMM(dev), size, &local_err); | |
3545 | if (local_err) { | |
3546 | error_propagate(errp, local_err); | |
3547 | return; | |
3548 | } | |
c871bc70 LV |
3549 | } |
3550 | ||
123eec65 DG |
3551 | memdev = object_property_get_link(OBJECT(dimm), PC_DIMM_MEMDEV_PROP, |
3552 | &error_abort); | |
3553 | pagesize = host_memory_backend_pagesize(MEMORY_BACKEND(memdev)); | |
8f1ffe5b DH |
3554 | spapr_check_pagesize(spapr, pagesize, &local_err); |
3555 | if (local_err) { | |
3556 | error_propagate(errp, local_err); | |
3557 | return; | |
3558 | } | |
3559 | ||
fd3416f5 | 3560 | pc_dimm_pre_plug(dimm, MACHINE(hotplug_dev), NULL, errp); |
c871bc70 LV |
3561 | } |
3562 | ||
ce2918cb | 3563 | struct SpaprDimmState { |
0cffce56 | 3564 | PCDIMMDevice *dimm; |
cf632463 | 3565 | uint32_t nr_lmbs; |
ce2918cb | 3566 | QTAILQ_ENTRY(SpaprDimmState) next; |
0cffce56 DG |
3567 | }; |
3568 | ||
ce2918cb | 3569 | static SpaprDimmState *spapr_pending_dimm_unplugs_find(SpaprMachineState *s, |
0cffce56 DG |
3570 | PCDIMMDevice *dimm) |
3571 | { | |
ce2918cb | 3572 | SpaprDimmState *dimm_state = NULL; |
0cffce56 DG |
3573 | |
3574 | QTAILQ_FOREACH(dimm_state, &s->pending_dimm_unplugs, next) { | |
3575 | if (dimm_state->dimm == dimm) { | |
3576 | break; | |
3577 | } | |
3578 | } | |
3579 | return dimm_state; | |
3580 | } | |
3581 | ||
ce2918cb | 3582 | static SpaprDimmState *spapr_pending_dimm_unplugs_add(SpaprMachineState *spapr, |
8d5981c4 BR |
3583 | uint32_t nr_lmbs, |
3584 | PCDIMMDevice *dimm) | |
0cffce56 | 3585 | { |
ce2918cb | 3586 | SpaprDimmState *ds = NULL; |
8d5981c4 BR |
3587 | |
3588 | /* | |
3589 | * If this request is for a DIMM whose removal had failed earlier | |
3590 | * (due to guest's refusal to remove the LMBs), we would have this | |
3591 | * dimm already in the pending_dimm_unplugs list. In that | |
3592 | * case don't add again. | |
3593 | */ | |
3594 | ds = spapr_pending_dimm_unplugs_find(spapr, dimm); | |
3595 | if (!ds) { | |
ce2918cb | 3596 | ds = g_malloc0(sizeof(SpaprDimmState)); |
8d5981c4 BR |
3597 | ds->nr_lmbs = nr_lmbs; |
3598 | ds->dimm = dimm; | |
3599 | QTAILQ_INSERT_HEAD(&spapr->pending_dimm_unplugs, ds, next); | |
3600 | } | |
3601 | return ds; | |
0cffce56 DG |
3602 | } |
3603 | ||
ce2918cb DG |
3604 | static void spapr_pending_dimm_unplugs_remove(SpaprMachineState *spapr, |
3605 | SpaprDimmState *dimm_state) | |
0cffce56 DG |
3606 | { |
3607 | QTAILQ_REMOVE(&spapr->pending_dimm_unplugs, dimm_state, next); | |
3608 | g_free(dimm_state); | |
3609 | } | |
cf632463 | 3610 | |
ce2918cb | 3611 | static SpaprDimmState *spapr_recover_pending_dimm_state(SpaprMachineState *ms, |
16ee9980 DHB |
3612 | PCDIMMDevice *dimm) |
3613 | { | |
ce2918cb | 3614 | SpaprDrc *drc; |
946d6154 DH |
3615 | uint64_t size = memory_device_get_region_size(MEMORY_DEVICE(dimm), |
3616 | &error_abort); | |
16ee9980 DHB |
3617 | uint32_t nr_lmbs = size / SPAPR_MEMORY_BLOCK_SIZE; |
3618 | uint32_t avail_lmbs = 0; | |
3619 | uint64_t addr_start, addr; | |
3620 | int i; | |
16ee9980 DHB |
3621 | |
3622 | addr_start = object_property_get_int(OBJECT(dimm), PC_DIMM_ADDR_PROP, | |
3623 | &error_abort); | |
3624 | ||
3625 | addr = addr_start; | |
3626 | for (i = 0; i < nr_lmbs; i++) { | |
fbf55397 DG |
3627 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, |
3628 | addr / SPAPR_MEMORY_BLOCK_SIZE); | |
16ee9980 | 3629 | g_assert(drc); |
454b580a | 3630 | if (drc->dev) { |
16ee9980 DHB |
3631 | avail_lmbs++; |
3632 | } | |
3633 | addr += SPAPR_MEMORY_BLOCK_SIZE; | |
3634 | } | |
3635 | ||
8d5981c4 | 3636 | return spapr_pending_dimm_unplugs_add(ms, avail_lmbs, dimm); |
16ee9980 DHB |
3637 | } |
3638 | ||
31834723 DHB |
3639 | /* Callback to be called during DRC release. */ |
3640 | void spapr_lmb_release(DeviceState *dev) | |
cf632463 | 3641 | { |
3ec71474 | 3642 | HotplugHandler *hotplug_ctrl = qdev_get_hotplug_handler(dev); |
ce2918cb DG |
3643 | SpaprMachineState *spapr = SPAPR_MACHINE(hotplug_ctrl); |
3644 | SpaprDimmState *ds = spapr_pending_dimm_unplugs_find(spapr, PC_DIMM(dev)); | |
cf632463 | 3645 | |
16ee9980 DHB |
3646 | /* This information will get lost if a migration occurs |
3647 | * during the unplug process. In this case recover it. */ | |
3648 | if (ds == NULL) { | |
3649 | ds = spapr_recover_pending_dimm_state(spapr, PC_DIMM(dev)); | |
8d5981c4 | 3650 | g_assert(ds); |
454b580a DG |
3651 | /* The DRC being examined by the caller at least must be counted */ |
3652 | g_assert(ds->nr_lmbs); | |
3653 | } | |
3654 | ||
3655 | if (--ds->nr_lmbs) { | |
cf632463 BR |
3656 | return; |
3657 | } | |
3658 | ||
cf632463 BR |
3659 | /* |
3660 | * Now that all the LMBs have been removed by the guest, call the | |
3ec71474 | 3661 | * unplug handler chain. This can never fail. |
cf632463 | 3662 | */ |
3ec71474 | 3663 | hotplug_handler_unplug(hotplug_ctrl, dev, &error_abort); |
07578b0a | 3664 | object_unparent(OBJECT(dev)); |
3ec71474 DH |
3665 | } |
3666 | ||
3667 | static void spapr_memory_unplug(HotplugHandler *hotplug_dev, DeviceState *dev) | |
3668 | { | |
ce2918cb DG |
3669 | SpaprMachineState *spapr = SPAPR_MACHINE(hotplug_dev); |
3670 | SpaprDimmState *ds = spapr_pending_dimm_unplugs_find(spapr, PC_DIMM(dev)); | |
3ec71474 | 3671 | |
fd3416f5 | 3672 | pc_dimm_unplug(PC_DIMM(dev), MACHINE(hotplug_dev)); |
b69c3c21 | 3673 | object_property_set_bool(OBJECT(dev), false, "realized", &error_abort); |
2a129767 | 3674 | spapr_pending_dimm_unplugs_remove(spapr, ds); |
cf632463 BR |
3675 | } |
3676 | ||
3677 | static void spapr_memory_unplug_request(HotplugHandler *hotplug_dev, | |
3678 | DeviceState *dev, Error **errp) | |
3679 | { | |
ce2918cb | 3680 | SpaprMachineState *spapr = SPAPR_MACHINE(hotplug_dev); |
cf632463 BR |
3681 | Error *local_err = NULL; |
3682 | PCDIMMDevice *dimm = PC_DIMM(dev); | |
04790978 TH |
3683 | uint32_t nr_lmbs; |
3684 | uint64_t size, addr_start, addr; | |
0cffce56 | 3685 | int i; |
ce2918cb | 3686 | SpaprDrc *drc; |
04790978 | 3687 | |
ee3a71e3 SB |
3688 | if (object_dynamic_cast(OBJECT(dev), TYPE_NVDIMM)) { |
3689 | error_setg(&local_err, | |
3690 | "nvdimm device hot unplug is not supported yet."); | |
3691 | goto out; | |
3692 | } | |
3693 | ||
946d6154 | 3694 | size = memory_device_get_region_size(MEMORY_DEVICE(dimm), &error_abort); |
04790978 TH |
3695 | nr_lmbs = size / SPAPR_MEMORY_BLOCK_SIZE; |
3696 | ||
9ed442b8 | 3697 | addr_start = object_property_get_uint(OBJECT(dimm), PC_DIMM_ADDR_PROP, |
0cffce56 | 3698 | &local_err); |
cf632463 BR |
3699 | if (local_err) { |
3700 | goto out; | |
3701 | } | |
3702 | ||
2a129767 DHB |
3703 | /* |
3704 | * An existing pending dimm state for this DIMM means that there is an | |
3705 | * unplug operation in progress, waiting for the spapr_lmb_release | |
3706 | * callback to complete the job (BQL can't cover that far). In this case, | |
3707 | * bail out to avoid detaching DRCs that were already released. | |
3708 | */ | |
3709 | if (spapr_pending_dimm_unplugs_find(spapr, dimm)) { | |
3710 | error_setg(&local_err, | |
3711 | "Memory unplug already in progress for device %s", | |
3712 | dev->id); | |
3713 | goto out; | |
3714 | } | |
3715 | ||
8d5981c4 | 3716 | spapr_pending_dimm_unplugs_add(spapr, nr_lmbs, dimm); |
0cffce56 DG |
3717 | |
3718 | addr = addr_start; | |
3719 | for (i = 0; i < nr_lmbs; i++) { | |
fbf55397 DG |
3720 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, |
3721 | addr / SPAPR_MEMORY_BLOCK_SIZE); | |
0cffce56 DG |
3722 | g_assert(drc); |
3723 | ||
a8dc47fd | 3724 | spapr_drc_detach(drc); |
0cffce56 DG |
3725 | addr += SPAPR_MEMORY_BLOCK_SIZE; |
3726 | } | |
3727 | ||
fbf55397 DG |
3728 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_LMB, |
3729 | addr_start / SPAPR_MEMORY_BLOCK_SIZE); | |
0cffce56 | 3730 | spapr_hotplug_req_remove_by_count_indexed(SPAPR_DR_CONNECTOR_TYPE_LMB, |
0b55aa91 | 3731 | nr_lmbs, spapr_drc_index(drc)); |
cf632463 BR |
3732 | out: |
3733 | error_propagate(errp, local_err); | |
3734 | } | |
3735 | ||
765d1bdd DG |
3736 | /* Callback to be called during DRC release. */ |
3737 | void spapr_core_release(DeviceState *dev) | |
ff9006dd | 3738 | { |
a4261be1 DH |
3739 | HotplugHandler *hotplug_ctrl = qdev_get_hotplug_handler(dev); |
3740 | ||
3741 | /* Call the unplug handler chain. This can never fail. */ | |
3742 | hotplug_handler_unplug(hotplug_ctrl, dev, &error_abort); | |
07578b0a | 3743 | object_unparent(OBJECT(dev)); |
a4261be1 DH |
3744 | } |
3745 | ||
3746 | static void spapr_core_unplug(HotplugHandler *hotplug_dev, DeviceState *dev) | |
3747 | { | |
3748 | MachineState *ms = MACHINE(hotplug_dev); | |
ce2918cb | 3749 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(ms); |
ff9006dd | 3750 | CPUCore *cc = CPU_CORE(dev); |
535455fd | 3751 | CPUArchId *core_slot = spapr_find_cpu_slot(ms, cc->core_id, NULL); |
ff9006dd | 3752 | |
46f7afa3 | 3753 | if (smc->pre_2_10_has_unused_icps) { |
ce2918cb | 3754 | SpaprCpuCore *sc = SPAPR_CPU_CORE(OBJECT(dev)); |
46f7afa3 GK |
3755 | int i; |
3756 | ||
3757 | for (i = 0; i < cc->nr_threads; i++) { | |
94ad93bd | 3758 | CPUState *cs = CPU(sc->threads[i]); |
46f7afa3 GK |
3759 | |
3760 | pre_2_10_vmstate_register_dummy_icp(cs->cpu_index); | |
3761 | } | |
3762 | } | |
3763 | ||
07572c06 | 3764 | assert(core_slot); |
535455fd | 3765 | core_slot->cpu = NULL; |
b69c3c21 | 3766 | object_property_set_bool(OBJECT(dev), false, "realized", &error_abort); |
ff9006dd IM |
3767 | } |
3768 | ||
115debf2 IM |
3769 | static |
3770 | void spapr_core_unplug_request(HotplugHandler *hotplug_dev, DeviceState *dev, | |
3771 | Error **errp) | |
ff9006dd | 3772 | { |
ce2918cb | 3773 | SpaprMachineState *spapr = SPAPR_MACHINE(OBJECT(hotplug_dev)); |
535455fd | 3774 | int index; |
ce2918cb | 3775 | SpaprDrc *drc; |
535455fd | 3776 | CPUCore *cc = CPU_CORE(dev); |
ff9006dd | 3777 | |
535455fd IM |
3778 | if (!spapr_find_cpu_slot(MACHINE(hotplug_dev), cc->core_id, &index)) { |
3779 | error_setg(errp, "Unable to find CPU core with core-id: %d", | |
3780 | cc->core_id); | |
3781 | return; | |
3782 | } | |
ff9006dd IM |
3783 | if (index == 0) { |
3784 | error_setg(errp, "Boot CPU core may not be unplugged"); | |
3785 | return; | |
3786 | } | |
3787 | ||
5d0fb150 GK |
3788 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_CPU, |
3789 | spapr_vcpu_id(spapr, cc->core_id)); | |
ff9006dd IM |
3790 | g_assert(drc); |
3791 | ||
47c8c915 GK |
3792 | if (!spapr_drc_unplug_requested(drc)) { |
3793 | spapr_drc_detach(drc); | |
3794 | spapr_hotplug_req_remove_by_index(drc); | |
3795 | } | |
ff9006dd IM |
3796 | } |
3797 | ||
ce2918cb | 3798 | int spapr_core_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, |
345b12b9 GK |
3799 | void *fdt, int *fdt_start_offset, Error **errp) |
3800 | { | |
ce2918cb | 3801 | SpaprCpuCore *core = SPAPR_CPU_CORE(drc->dev); |
345b12b9 GK |
3802 | CPUState *cs = CPU(core->threads[0]); |
3803 | PowerPCCPU *cpu = POWERPC_CPU(cs); | |
3804 | DeviceClass *dc = DEVICE_GET_CLASS(cs); | |
3805 | int id = spapr_get_vcpu_id(cpu); | |
3806 | char *nodename; | |
3807 | int offset; | |
3808 | ||
3809 | nodename = g_strdup_printf("%s@%x", dc->fw_name, id); | |
3810 | offset = fdt_add_subnode(fdt, 0, nodename); | |
3811 | g_free(nodename); | |
3812 | ||
91335a5e | 3813 | spapr_dt_cpu(cs, fdt, offset, spapr); |
345b12b9 GK |
3814 | |
3815 | *fdt_start_offset = offset; | |
3816 | return 0; | |
3817 | } | |
3818 | ||
ff9006dd IM |
3819 | static void spapr_core_plug(HotplugHandler *hotplug_dev, DeviceState *dev, |
3820 | Error **errp) | |
3821 | { | |
ce2918cb | 3822 | SpaprMachineState *spapr = SPAPR_MACHINE(OBJECT(hotplug_dev)); |
ff9006dd | 3823 | MachineClass *mc = MACHINE_GET_CLASS(spapr); |
ce2918cb DG |
3824 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
3825 | SpaprCpuCore *core = SPAPR_CPU_CORE(OBJECT(dev)); | |
ff9006dd | 3826 | CPUCore *cc = CPU_CORE(dev); |
345b12b9 | 3827 | CPUState *cs; |
ce2918cb | 3828 | SpaprDrc *drc; |
ff9006dd | 3829 | Error *local_err = NULL; |
535455fd IM |
3830 | CPUArchId *core_slot; |
3831 | int index; | |
94fd9cba | 3832 | bool hotplugged = spapr_drc_hotplugged(dev); |
b1e81567 | 3833 | int i; |
ff9006dd | 3834 | |
535455fd IM |
3835 | core_slot = spapr_find_cpu_slot(MACHINE(hotplug_dev), cc->core_id, &index); |
3836 | if (!core_slot) { | |
3837 | error_setg(errp, "Unable to find CPU core with core-id: %d", | |
3838 | cc->core_id); | |
3839 | return; | |
3840 | } | |
5d0fb150 GK |
3841 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_CPU, |
3842 | spapr_vcpu_id(spapr, cc->core_id)); | |
ff9006dd | 3843 | |
c5514d0e | 3844 | g_assert(drc || !mc->has_hotpluggable_cpus); |
ff9006dd | 3845 | |
ff9006dd | 3846 | if (drc) { |
09d876ce | 3847 | spapr_drc_attach(drc, dev, &local_err); |
ff9006dd | 3848 | if (local_err) { |
ff9006dd IM |
3849 | error_propagate(errp, local_err); |
3850 | return; | |
3851 | } | |
ff9006dd | 3852 | |
94fd9cba LV |
3853 | if (hotplugged) { |
3854 | /* | |
3855 | * Send hotplug notification interrupt to the guest only | |
3856 | * in case of hotplugged CPUs. | |
3857 | */ | |
3858 | spapr_hotplug_req_add_by_index(drc); | |
3859 | } else { | |
3860 | spapr_drc_reset(drc); | |
3861 | } | |
ff9006dd | 3862 | } |
94fd9cba | 3863 | |
535455fd | 3864 | core_slot->cpu = OBJECT(dev); |
46f7afa3 GK |
3865 | |
3866 | if (smc->pre_2_10_has_unused_icps) { | |
46f7afa3 | 3867 | for (i = 0; i < cc->nr_threads; i++) { |
bc877283 | 3868 | cs = CPU(core->threads[i]); |
46f7afa3 GK |
3869 | pre_2_10_vmstate_unregister_dummy_icp(cs->cpu_index); |
3870 | } | |
3871 | } | |
b1e81567 GK |
3872 | |
3873 | /* | |
3874 | * Set compatibility mode to match the boot CPU, which was either set | |
3875 | * by the machine reset code or by CAS. | |
3876 | */ | |
3877 | if (hotplugged) { | |
3878 | for (i = 0; i < cc->nr_threads; i++) { | |
3879 | ppc_set_compat(core->threads[i], POWERPC_CPU(first_cpu)->compat_pvr, | |
3880 | &local_err); | |
3881 | if (local_err) { | |
3882 | error_propagate(errp, local_err); | |
3883 | return; | |
3884 | } | |
3885 | } | |
3886 | } | |
ff9006dd IM |
3887 | } |
3888 | ||
3889 | static void spapr_core_pre_plug(HotplugHandler *hotplug_dev, DeviceState *dev, | |
3890 | Error **errp) | |
3891 | { | |
3892 | MachineState *machine = MACHINE(OBJECT(hotplug_dev)); | |
3893 | MachineClass *mc = MACHINE_GET_CLASS(hotplug_dev); | |
ff9006dd IM |
3894 | Error *local_err = NULL; |
3895 | CPUCore *cc = CPU_CORE(dev); | |
2e9c10eb | 3896 | const char *base_core_type = spapr_get_cpu_core_type(machine->cpu_type); |
ff9006dd | 3897 | const char *type = object_get_typename(OBJECT(dev)); |
535455fd IM |
3898 | CPUArchId *core_slot; |
3899 | int index; | |
fe6b6346 | 3900 | unsigned int smp_threads = machine->smp.threads; |
ff9006dd | 3901 | |
c5514d0e | 3902 | if (dev->hotplugged && !mc->has_hotpluggable_cpus) { |
ff9006dd IM |
3903 | error_setg(&local_err, "CPU hotplug not supported for this machine"); |
3904 | goto out; | |
3905 | } | |
3906 | ||
3907 | if (strcmp(base_core_type, type)) { | |
3908 | error_setg(&local_err, "CPU core type should be %s", base_core_type); | |
3909 | goto out; | |
3910 | } | |
3911 | ||
3912 | if (cc->core_id % smp_threads) { | |
3913 | error_setg(&local_err, "invalid core id %d", cc->core_id); | |
3914 | goto out; | |
3915 | } | |
3916 | ||
459264ef DG |
3917 | /* |
3918 | * In general we should have homogeneous threads-per-core, but old | |
3919 | * (pre hotplug support) machine types allow the last core to have | |
3920 | * reduced threads as a compatibility hack for when we allowed | |
3921 | * total vcpus not a multiple of threads-per-core. | |
3922 | */ | |
3923 | if (mc->has_hotpluggable_cpus && (cc->nr_threads != smp_threads)) { | |
df8658de | 3924 | error_setg(&local_err, "invalid nr-threads %d, must be %d", |
8149e299 | 3925 | cc->nr_threads, smp_threads); |
df8658de | 3926 | goto out; |
8149e299 DG |
3927 | } |
3928 | ||
535455fd IM |
3929 | core_slot = spapr_find_cpu_slot(MACHINE(hotplug_dev), cc->core_id, &index); |
3930 | if (!core_slot) { | |
ff9006dd IM |
3931 | error_setg(&local_err, "core id %d out of range", cc->core_id); |
3932 | goto out; | |
3933 | } | |
3934 | ||
535455fd | 3935 | if (core_slot->cpu) { |
ff9006dd IM |
3936 | error_setg(&local_err, "core %d already populated", cc->core_id); |
3937 | goto out; | |
3938 | } | |
3939 | ||
a0ceb640 | 3940 | numa_cpu_pre_plug(core_slot, dev, &local_err); |
0b8497f0 | 3941 | |
ff9006dd | 3942 | out: |
ff9006dd IM |
3943 | error_propagate(errp, local_err); |
3944 | } | |
3945 | ||
ce2918cb | 3946 | int spapr_phb_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, |
bb2bdd81 GK |
3947 | void *fdt, int *fdt_start_offset, Error **errp) |
3948 | { | |
ce2918cb | 3949 | SpaprPhbState *sphb = SPAPR_PCI_HOST_BRIDGE(drc->dev); |
bb2bdd81 GK |
3950 | int intc_phandle; |
3951 | ||
3952 | intc_phandle = spapr_irq_get_phandle(spapr, spapr->fdt_blob, errp); | |
3953 | if (intc_phandle <= 0) { | |
3954 | return -1; | |
3955 | } | |
3956 | ||
8cbe71ec | 3957 | if (spapr_dt_phb(spapr, sphb, intc_phandle, fdt, fdt_start_offset)) { |
bb2bdd81 GK |
3958 | error_setg(errp, "unable to create FDT node for PHB %d", sphb->index); |
3959 | return -1; | |
3960 | } | |
3961 | ||
3962 | /* generally SLOF creates these, for hotplug it's up to QEMU */ | |
3963 | _FDT(fdt_setprop_string(fdt, *fdt_start_offset, "name", "pci")); | |
3964 | ||
3965 | return 0; | |
3966 | } | |
3967 | ||
3968 | static void spapr_phb_pre_plug(HotplugHandler *hotplug_dev, DeviceState *dev, | |
3969 | Error **errp) | |
3970 | { | |
ce2918cb DG |
3971 | SpaprMachineState *spapr = SPAPR_MACHINE(OBJECT(hotplug_dev)); |
3972 | SpaprPhbState *sphb = SPAPR_PCI_HOST_BRIDGE(dev); | |
3973 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(spapr); | |
bb2bdd81 GK |
3974 | const unsigned windows_supported = spapr_phb_windows_supported(sphb); |
3975 | ||
3976 | if (dev->hotplugged && !smc->dr_phb_enabled) { | |
3977 | error_setg(errp, "PHB hotplug not supported for this machine"); | |
3978 | return; | |
3979 | } | |
3980 | ||
3981 | if (sphb->index == (uint32_t)-1) { | |
3982 | error_setg(errp, "\"index\" for PAPR PHB is mandatory"); | |
3983 | return; | |
3984 | } | |
3985 | ||
3986 | /* | |
3987 | * This will check that sphb->index doesn't exceed the maximum number of | |
3988 | * PHBs for the current machine type. | |
3989 | */ | |
3990 | smc->phb_placement(spapr, sphb->index, | |
3991 | &sphb->buid, &sphb->io_win_addr, | |
3992 | &sphb->mem_win_addr, &sphb->mem64_win_addr, | |
ec132efa AK |
3993 | windows_supported, sphb->dma_liobn, |
3994 | &sphb->nv2_gpa_win_addr, &sphb->nv2_atsd_win_addr, | |
3995 | errp); | |
bb2bdd81 GK |
3996 | } |
3997 | ||
3998 | static void spapr_phb_plug(HotplugHandler *hotplug_dev, DeviceState *dev, | |
3999 | Error **errp) | |
4000 | { | |
ce2918cb DG |
4001 | SpaprMachineState *spapr = SPAPR_MACHINE(OBJECT(hotplug_dev)); |
4002 | SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(spapr); | |
4003 | SpaprPhbState *sphb = SPAPR_PCI_HOST_BRIDGE(dev); | |
4004 | SpaprDrc *drc; | |
bb2bdd81 GK |
4005 | bool hotplugged = spapr_drc_hotplugged(dev); |
4006 | Error *local_err = NULL; | |
4007 | ||
4008 | if (!smc->dr_phb_enabled) { | |
4009 | return; | |
4010 | } | |
4011 | ||
4012 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_PHB, sphb->index); | |
4013 | /* hotplug hooks should check it's enabled before getting this far */ | |
4014 | assert(drc); | |
4015 | ||
4016 | spapr_drc_attach(drc, DEVICE(dev), &local_err); | |
4017 | if (local_err) { | |
4018 | error_propagate(errp, local_err); | |
4019 | return; | |
4020 | } | |
4021 | ||
4022 | if (hotplugged) { | |
4023 | spapr_hotplug_req_add_by_index(drc); | |
4024 | } else { | |
4025 | spapr_drc_reset(drc); | |
4026 | } | |
4027 | } | |
4028 | ||
4029 | void spapr_phb_release(DeviceState *dev) | |
4030 | { | |
4031 | HotplugHandler *hotplug_ctrl = qdev_get_hotplug_handler(dev); | |
4032 | ||
4033 | hotplug_handler_unplug(hotplug_ctrl, dev, &error_abort); | |
07578b0a | 4034 | object_unparent(OBJECT(dev)); |
bb2bdd81 GK |
4035 | } |
4036 | ||
4037 | static void spapr_phb_unplug(HotplugHandler *hotplug_dev, DeviceState *dev) | |
4038 | { | |
b69c3c21 | 4039 | object_property_set_bool(OBJECT(dev), false, "realized", &error_abort); |
bb2bdd81 GK |
4040 | } |
4041 | ||
4042 | static void spapr_phb_unplug_request(HotplugHandler *hotplug_dev, | |
4043 | DeviceState *dev, Error **errp) | |
4044 | { | |
ce2918cb DG |
4045 | SpaprPhbState *sphb = SPAPR_PCI_HOST_BRIDGE(dev); |
4046 | SpaprDrc *drc; | |
bb2bdd81 GK |
4047 | |
4048 | drc = spapr_drc_by_id(TYPE_SPAPR_DRC_PHB, sphb->index); | |
4049 | assert(drc); | |
4050 | ||
4051 | if (!spapr_drc_unplug_requested(drc)) { | |
4052 | spapr_drc_detach(drc); | |
4053 | spapr_hotplug_req_remove_by_index(drc); | |
4054 | } | |
4055 | } | |
4056 | ||
0fb6bd07 MR |
4057 | static void spapr_tpm_proxy_plug(HotplugHandler *hotplug_dev, DeviceState *dev, |
4058 | Error **errp) | |
4059 | { | |
4060 | SpaprMachineState *spapr = SPAPR_MACHINE(OBJECT(hotplug_dev)); | |
4061 | SpaprTpmProxy *tpm_proxy = SPAPR_TPM_PROXY(dev); | |
4062 | ||
4063 | if (spapr->tpm_proxy != NULL) { | |
4064 | error_setg(errp, "Only one TPM proxy can be specified for this machine"); | |
4065 | return; | |
4066 | } | |
4067 | ||
4068 | spapr->tpm_proxy = tpm_proxy; | |
4069 | } | |
4070 | ||
4071 | static void spapr_tpm_proxy_unplug(HotplugHandler *hotplug_dev, DeviceState *dev) | |
4072 | { | |
4073 | SpaprMachineState *spapr = SPAPR_MACHINE(OBJECT(hotplug_dev)); | |
4074 | ||
b69c3c21 | 4075 | object_property_set_bool(OBJECT(dev), false, "realized", &error_abort); |
0fb6bd07 MR |
4076 | object_unparent(OBJECT(dev)); |
4077 | spapr->tpm_proxy = NULL; | |
4078 | } | |
4079 | ||
c20d332a BR |
4080 | static void spapr_machine_device_plug(HotplugHandler *hotplug_dev, |
4081 | DeviceState *dev, Error **errp) | |
4082 | { | |
c20d332a | 4083 | if (object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM)) { |
81985f3b | 4084 | spapr_memory_plug(hotplug_dev, dev, errp); |
af81cf32 BR |
4085 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_CPU_CORE)) { |
4086 | spapr_core_plug(hotplug_dev, dev, errp); | |
bb2bdd81 GK |
4087 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_PCI_HOST_BRIDGE)) { |
4088 | spapr_phb_plug(hotplug_dev, dev, errp); | |
0fb6bd07 MR |
4089 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_TPM_PROXY)) { |
4090 | spapr_tpm_proxy_plug(hotplug_dev, dev, errp); | |
c20d332a BR |
4091 | } |
4092 | } | |
4093 | ||
88432f44 DH |
4094 | static void spapr_machine_device_unplug(HotplugHandler *hotplug_dev, |
4095 | DeviceState *dev, Error **errp) | |
4096 | { | |
3ec71474 DH |
4097 | if (object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM)) { |
4098 | spapr_memory_unplug(hotplug_dev, dev); | |
a4261be1 DH |
4099 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_CPU_CORE)) { |
4100 | spapr_core_unplug(hotplug_dev, dev); | |
bb2bdd81 GK |
4101 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_PCI_HOST_BRIDGE)) { |
4102 | spapr_phb_unplug(hotplug_dev, dev); | |
0fb6bd07 MR |
4103 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_TPM_PROXY)) { |
4104 | spapr_tpm_proxy_unplug(hotplug_dev, dev); | |
3ec71474 | 4105 | } |
88432f44 DH |
4106 | } |
4107 | ||
cf632463 BR |
4108 | static void spapr_machine_device_unplug_request(HotplugHandler *hotplug_dev, |
4109 | DeviceState *dev, Error **errp) | |
4110 | { | |
ce2918cb | 4111 | SpaprMachineState *sms = SPAPR_MACHINE(OBJECT(hotplug_dev)); |
c86c1aff | 4112 | MachineClass *mc = MACHINE_GET_CLASS(sms); |
ce2918cb | 4113 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
cf632463 BR |
4114 | |
4115 | if (object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM)) { | |
4116 | if (spapr_ovec_test(sms->ov5_cas, OV5_HP_EVT)) { | |
4117 | spapr_memory_unplug_request(hotplug_dev, dev, errp); | |
4118 | } else { | |
4119 | /* NOTE: this means there is a window after guest reset, prior to | |
4120 | * CAS negotiation, where unplug requests will fail due to the | |
4121 | * capability not being detected yet. This is a bit different than | |
4122 | * the case with PCI unplug, where the events will be queued and | |
4123 | * eventually handled by the guest after boot | |
4124 | */ | |
4125 | error_setg(errp, "Memory hot unplug not supported for this guest"); | |
4126 | } | |
6f4b5c3e | 4127 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_CPU_CORE)) { |
c5514d0e | 4128 | if (!mc->has_hotpluggable_cpus) { |
6f4b5c3e BR |
4129 | error_setg(errp, "CPU hot unplug not supported on this machine"); |
4130 | return; | |
4131 | } | |
115debf2 | 4132 | spapr_core_unplug_request(hotplug_dev, dev, errp); |
bb2bdd81 GK |
4133 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_PCI_HOST_BRIDGE)) { |
4134 | if (!smc->dr_phb_enabled) { | |
4135 | error_setg(errp, "PHB hot unplug not supported on this machine"); | |
4136 | return; | |
4137 | } | |
4138 | spapr_phb_unplug_request(hotplug_dev, dev, errp); | |
0fb6bd07 MR |
4139 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_TPM_PROXY)) { |
4140 | spapr_tpm_proxy_unplug(hotplug_dev, dev); | |
c20d332a BR |
4141 | } |
4142 | } | |
4143 | ||
94a94e4c BR |
4144 | static void spapr_machine_device_pre_plug(HotplugHandler *hotplug_dev, |
4145 | DeviceState *dev, Error **errp) | |
4146 | { | |
c871bc70 LV |
4147 | if (object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM)) { |
4148 | spapr_memory_pre_plug(hotplug_dev, dev, errp); | |
4149 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_CPU_CORE)) { | |
94a94e4c | 4150 | spapr_core_pre_plug(hotplug_dev, dev, errp); |
bb2bdd81 GK |
4151 | } else if (object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_PCI_HOST_BRIDGE)) { |
4152 | spapr_phb_pre_plug(hotplug_dev, dev, errp); | |
94a94e4c BR |
4153 | } |
4154 | } | |
4155 | ||
7ebaf795 BR |
4156 | static HotplugHandler *spapr_get_hotplug_handler(MachineState *machine, |
4157 | DeviceState *dev) | |
c20d332a | 4158 | { |
94a94e4c | 4159 | if (object_dynamic_cast(OBJECT(dev), TYPE_PC_DIMM) || |
bb2bdd81 | 4160 | object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_CPU_CORE) || |
0fb6bd07 MR |
4161 | object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_PCI_HOST_BRIDGE) || |
4162 | object_dynamic_cast(OBJECT(dev), TYPE_SPAPR_TPM_PROXY)) { | |
c20d332a BR |
4163 | return HOTPLUG_HANDLER(machine); |
4164 | } | |
cb600087 DG |
4165 | if (object_dynamic_cast(OBJECT(dev), TYPE_PCI_DEVICE)) { |
4166 | PCIDevice *pcidev = PCI_DEVICE(dev); | |
4167 | PCIBus *root = pci_device_root_bus(pcidev); | |
4168 | SpaprPhbState *phb = | |
4169 | (SpaprPhbState *)object_dynamic_cast(OBJECT(BUS(root)->parent), | |
4170 | TYPE_SPAPR_PCI_HOST_BRIDGE); | |
4171 | ||
4172 | if (phb) { | |
4173 | return HOTPLUG_HANDLER(phb); | |
4174 | } | |
4175 | } | |
c20d332a BR |
4176 | return NULL; |
4177 | } | |
4178 | ||
ea089eeb IM |
4179 | static CpuInstanceProperties |
4180 | spapr_cpu_index_to_props(MachineState *machine, unsigned cpu_index) | |
20bb648d | 4181 | { |
ea089eeb IM |
4182 | CPUArchId *core_slot; |
4183 | MachineClass *mc = MACHINE_GET_CLASS(machine); | |
4184 | ||
4185 | /* make sure possible_cpu are intialized */ | |
4186 | mc->possible_cpu_arch_ids(machine); | |
4187 | /* get CPU core slot containing thread that matches cpu_index */ | |
4188 | core_slot = spapr_find_cpu_slot(machine, cpu_index, NULL); | |
4189 | assert(core_slot); | |
4190 | return core_slot->props; | |
20bb648d DG |
4191 | } |
4192 | ||
79e07936 IM |
4193 | static int64_t spapr_get_default_cpu_node_id(const MachineState *ms, int idx) |
4194 | { | |
aa570207 | 4195 | return idx / ms->smp.cores % ms->numa_state->num_nodes; |
79e07936 IM |
4196 | } |
4197 | ||
535455fd IM |
4198 | static const CPUArchIdList *spapr_possible_cpu_arch_ids(MachineState *machine) |
4199 | { | |
4200 | int i; | |
fe6b6346 LX |
4201 | unsigned int smp_threads = machine->smp.threads; |
4202 | unsigned int smp_cpus = machine->smp.cpus; | |
d342eb76 | 4203 | const char *core_type; |
fe6b6346 | 4204 | int spapr_max_cores = machine->smp.max_cpus / smp_threads; |
535455fd IM |
4205 | MachineClass *mc = MACHINE_GET_CLASS(machine); |
4206 | ||
c5514d0e | 4207 | if (!mc->has_hotpluggable_cpus) { |
535455fd IM |
4208 | spapr_max_cores = QEMU_ALIGN_UP(smp_cpus, smp_threads) / smp_threads; |
4209 | } | |
4210 | if (machine->possible_cpus) { | |
4211 | assert(machine->possible_cpus->len == spapr_max_cores); | |
4212 | return machine->possible_cpus; | |
4213 | } | |
4214 | ||
d342eb76 IM |
4215 | core_type = spapr_get_cpu_core_type(machine->cpu_type); |
4216 | if (!core_type) { | |
4217 | error_report("Unable to find sPAPR CPU Core definition"); | |
4218 | exit(1); | |
4219 | } | |
4220 | ||
535455fd IM |
4221 | machine->possible_cpus = g_malloc0(sizeof(CPUArchIdList) + |
4222 | sizeof(CPUArchId) * spapr_max_cores); | |
4223 | machine->possible_cpus->len = spapr_max_cores; | |
4224 | for (i = 0; i < machine->possible_cpus->len; i++) { | |
4225 | int core_id = i * smp_threads; | |
4226 | ||
d342eb76 | 4227 | machine->possible_cpus->cpus[i].type = core_type; |
f2d672c2 | 4228 | machine->possible_cpus->cpus[i].vcpus_count = smp_threads; |
535455fd IM |
4229 | machine->possible_cpus->cpus[i].arch_id = core_id; |
4230 | machine->possible_cpus->cpus[i].props.has_core_id = true; | |
4231 | machine->possible_cpus->cpus[i].props.core_id = core_id; | |
535455fd IM |
4232 | } |
4233 | return machine->possible_cpus; | |
4234 | } | |
4235 | ||
ce2918cb | 4236 | static void spapr_phb_placement(SpaprMachineState *spapr, uint32_t index, |
daa23699 DG |
4237 | uint64_t *buid, hwaddr *pio, |
4238 | hwaddr *mmio32, hwaddr *mmio64, | |
ec132efa AK |
4239 | unsigned n_dma, uint32_t *liobns, |
4240 | hwaddr *nv2gpa, hwaddr *nv2atsd, Error **errp) | |
6737d9ad | 4241 | { |
357d1e3b DG |
4242 | /* |
4243 | * New-style PHB window placement. | |
4244 | * | |
4245 | * Goals: Gives large (1TiB), naturally aligned 64-bit MMIO window | |
4246 | * for each PHB, in addition to 2GiB 32-bit MMIO and 64kiB PIO | |
4247 | * windows. | |
4248 | * | |
4249 | * Some guest kernels can't work with MMIO windows above 1<<46 | |
4250 | * (64TiB), so we place up to 31 PHBs in the area 32TiB..64TiB | |
4251 | * | |
4252 | * 32TiB..(33TiB+1984kiB) contains the 64kiB PIO windows for each | |
4253 | * PHB stacked together. (32TiB+2GiB)..(32TiB+64GiB) contains the | |
4254 | * 2GiB 32-bit MMIO windows for each PHB. Then 33..64TiB has the | |
4255 | * 1TiB 64-bit MMIO windows for each PHB. | |
4256 | */ | |
6737d9ad | 4257 | const uint64_t base_buid = 0x800000020000000ULL; |
6737d9ad DG |
4258 | int i; |
4259 | ||
357d1e3b DG |
4260 | /* Sanity check natural alignments */ |
4261 | QEMU_BUILD_BUG_ON((SPAPR_PCI_BASE % SPAPR_PCI_MEM64_WIN_SIZE) != 0); | |
4262 | QEMU_BUILD_BUG_ON((SPAPR_PCI_LIMIT % SPAPR_PCI_MEM64_WIN_SIZE) != 0); | |
4263 | QEMU_BUILD_BUG_ON((SPAPR_PCI_MEM64_WIN_SIZE % SPAPR_PCI_MEM32_WIN_SIZE) != 0); | |
4264 | QEMU_BUILD_BUG_ON((SPAPR_PCI_MEM32_WIN_SIZE % SPAPR_PCI_IO_WIN_SIZE) != 0); | |
4265 | /* Sanity check bounds */ | |
25e6a118 MT |
4266 | QEMU_BUILD_BUG_ON((SPAPR_MAX_PHBS * SPAPR_PCI_IO_WIN_SIZE) > |
4267 | SPAPR_PCI_MEM32_WIN_SIZE); | |
4268 | QEMU_BUILD_BUG_ON((SPAPR_MAX_PHBS * SPAPR_PCI_MEM32_WIN_SIZE) > | |
4269 | SPAPR_PCI_MEM64_WIN_SIZE); | |
4270 | ||
4271 | if (index >= SPAPR_MAX_PHBS) { | |
4272 | error_setg(errp, "\"index\" for PAPR PHB is too large (max %llu)", | |
4273 | SPAPR_MAX_PHBS - 1); | |
6737d9ad DG |
4274 | return; |
4275 | } | |
4276 | ||
4277 | *buid = base_buid + index; | |
4278 | for (i = 0; i < n_dma; ++i) { | |
4279 | liobns[i] = SPAPR_PCI_LIOBN(index, i); | |
4280 | } | |
4281 | ||
357d1e3b DG |
4282 | *pio = SPAPR_PCI_BASE + index * SPAPR_PCI_IO_WIN_SIZE; |
4283 | *mmio32 = SPAPR_PCI_BASE + (index + 1) * SPAPR_PCI_MEM32_WIN_SIZE; | |
4284 | *mmio64 = SPAPR_PCI_BASE + (index + 1) * SPAPR_PCI_MEM64_WIN_SIZE; | |
ec132efa AK |
4285 | |
4286 | *nv2gpa = SPAPR_PCI_NV2RAM64_WIN_BASE + index * SPAPR_PCI_NV2RAM64_WIN_SIZE; | |
4287 | *nv2atsd = SPAPR_PCI_NV2ATSD_WIN_BASE + index * SPAPR_PCI_NV2ATSD_WIN_SIZE; | |
6737d9ad DG |
4288 | } |
4289 | ||
7844e12b CLG |
4290 | static ICSState *spapr_ics_get(XICSFabric *dev, int irq) |
4291 | { | |
ce2918cb | 4292 | SpaprMachineState *spapr = SPAPR_MACHINE(dev); |
7844e12b CLG |
4293 | |
4294 | return ics_valid_irq(spapr->ics, irq) ? spapr->ics : NULL; | |
4295 | } | |
4296 | ||
4297 | static void spapr_ics_resend(XICSFabric *dev) | |
4298 | { | |
ce2918cb | 4299 | SpaprMachineState *spapr = SPAPR_MACHINE(dev); |
7844e12b CLG |
4300 | |
4301 | ics_resend(spapr->ics); | |
4302 | } | |
4303 | ||
81210c20 | 4304 | static ICPState *spapr_icp_get(XICSFabric *xi, int vcpu_id) |
b2fc59aa | 4305 | { |
2e886fb3 | 4306 | PowerPCCPU *cpu = spapr_find_cpu(vcpu_id); |
b2fc59aa | 4307 | |
a28b9a5a | 4308 | return cpu ? spapr_cpu_state(cpu)->icp : NULL; |
b2fc59aa CLG |
4309 | } |
4310 | ||
6449da45 CLG |
4311 | static void spapr_pic_print_info(InterruptStatsProvider *obj, |
4312 | Monitor *mon) | |
4313 | { | |
ce2918cb | 4314 | SpaprMachineState *spapr = SPAPR_MACHINE(obj); |
6449da45 | 4315 | |
328d8eb2 | 4316 | spapr_irq_print_info(spapr, mon); |
f041d6af GK |
4317 | monitor_printf(mon, "irqchip: %s\n", |
4318 | kvm_irqchip_in_kernel() ? "in-kernel" : "emulated"); | |
6449da45 CLG |
4319 | } |
4320 | ||
baa45b17 CLG |
4321 | /* |
4322 | * This is a XIVE only operation | |
4323 | */ | |
932de7ae CLG |
4324 | static int spapr_match_nvt(XiveFabric *xfb, uint8_t format, |
4325 | uint8_t nvt_blk, uint32_t nvt_idx, | |
4326 | bool cam_ignore, uint8_t priority, | |
4327 | uint32_t logic_serv, XiveTCTXMatch *match) | |
4328 | { | |
4329 | SpaprMachineState *spapr = SPAPR_MACHINE(xfb); | |
baa45b17 | 4330 | XivePresenter *xptr = XIVE_PRESENTER(spapr->active_intc); |
932de7ae CLG |
4331 | XivePresenterClass *xpc = XIVE_PRESENTER_GET_CLASS(xptr); |
4332 | int count; | |
4333 | ||
932de7ae CLG |
4334 | count = xpc->match_nvt(xptr, format, nvt_blk, nvt_idx, cam_ignore, |
4335 | priority, logic_serv, match); | |
4336 | if (count < 0) { | |
4337 | return count; | |
4338 | } | |
4339 | ||
4340 | /* | |
4341 | * When we implement the save and restore of the thread interrupt | |
4342 | * contexts in the enter/exit CPU handlers of the machine and the | |
4343 | * escalations in QEMU, we should be able to handle non dispatched | |
4344 | * vCPUs. | |
4345 | * | |
4346 | * Until this is done, the sPAPR machine should find at least one | |
4347 | * matching context always. | |
4348 | */ | |
4349 | if (count == 0) { | |
4350 | qemu_log_mask(LOG_GUEST_ERROR, "XIVE: NVT %x/%x is not dispatched\n", | |
4351 | nvt_blk, nvt_idx); | |
4352 | } | |
4353 | ||
4354 | return count; | |
4355 | } | |
4356 | ||
14bb4486 | 4357 | int spapr_get_vcpu_id(PowerPCCPU *cpu) |
2e886fb3 | 4358 | { |
b1a568c1 | 4359 | return cpu->vcpu_id; |
2e886fb3 SB |
4360 | } |
4361 | ||
648edb64 GK |
4362 | void spapr_set_vcpu_id(PowerPCCPU *cpu, int cpu_index, Error **errp) |
4363 | { | |
ce2918cb | 4364 | SpaprMachineState *spapr = SPAPR_MACHINE(qdev_get_machine()); |
fe6b6346 | 4365 | MachineState *ms = MACHINE(spapr); |
648edb64 GK |
4366 | int vcpu_id; |
4367 | ||
5d0fb150 | 4368 | vcpu_id = spapr_vcpu_id(spapr, cpu_index); |
648edb64 GK |
4369 | |
4370 | if (kvm_enabled() && !kvm_vcpu_id_is_valid(vcpu_id)) { | |
4371 | error_setg(errp, "Can't create CPU with id %d in KVM", vcpu_id); | |
4372 | error_append_hint(errp, "Adjust the number of cpus to %d " | |
4373 | "or try to raise the number of threads per core\n", | |
fe6b6346 | 4374 | vcpu_id * ms->smp.threads / spapr->vsmt); |
648edb64 GK |
4375 | return; |
4376 | } | |
4377 | ||
4378 | cpu->vcpu_id = vcpu_id; | |
4379 | } | |
4380 | ||
2e886fb3 SB |
4381 | PowerPCCPU *spapr_find_cpu(int vcpu_id) |
4382 | { | |
4383 | CPUState *cs; | |
4384 | ||
4385 | CPU_FOREACH(cs) { | |
4386 | PowerPCCPU *cpu = POWERPC_CPU(cs); | |
4387 | ||
14bb4486 | 4388 | if (spapr_get_vcpu_id(cpu) == vcpu_id) { |
2e886fb3 SB |
4389 | return cpu; |
4390 | } | |
4391 | } | |
4392 | ||
4393 | return NULL; | |
4394 | } | |
4395 | ||
03ef074c NP |
4396 | static void spapr_cpu_exec_enter(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu) |
4397 | { | |
4398 | SpaprCpuState *spapr_cpu = spapr_cpu_state(cpu); | |
4399 | ||
4400 | /* These are only called by TCG, KVM maintains dispatch state */ | |
4401 | ||
3a6e6224 | 4402 | spapr_cpu->prod = false; |
03ef074c NP |
4403 | if (spapr_cpu->vpa_addr) { |
4404 | CPUState *cs = CPU(cpu); | |
4405 | uint32_t dispatch; | |
4406 | ||
4407 | dispatch = ldl_be_phys(cs->as, | |
4408 | spapr_cpu->vpa_addr + VPA_DISPATCH_COUNTER); | |
4409 | dispatch++; | |
4410 | if ((dispatch & 1) != 0) { | |
4411 | qemu_log_mask(LOG_GUEST_ERROR, | |
4412 | "VPA: incorrect dispatch counter value for " | |
4413 | "dispatched partition %u, correcting.\n", dispatch); | |
4414 | dispatch++; | |
4415 | } | |
4416 | stl_be_phys(cs->as, | |
4417 | spapr_cpu->vpa_addr + VPA_DISPATCH_COUNTER, dispatch); | |
4418 | } | |
4419 | } | |
4420 | ||
4421 | static void spapr_cpu_exec_exit(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu) | |
4422 | { | |
4423 | SpaprCpuState *spapr_cpu = spapr_cpu_state(cpu); | |
4424 | ||
4425 | if (spapr_cpu->vpa_addr) { | |
4426 | CPUState *cs = CPU(cpu); | |
4427 | uint32_t dispatch; | |
4428 | ||
4429 | dispatch = ldl_be_phys(cs->as, | |
4430 | spapr_cpu->vpa_addr + VPA_DISPATCH_COUNTER); | |
4431 | dispatch++; | |
4432 | if ((dispatch & 1) != 1) { | |
4433 | qemu_log_mask(LOG_GUEST_ERROR, | |
4434 | "VPA: incorrect dispatch counter value for " | |
4435 | "preempted partition %u, correcting.\n", dispatch); | |
4436 | dispatch++; | |
4437 | } | |
4438 | stl_be_phys(cs->as, | |
4439 | spapr_cpu->vpa_addr + VPA_DISPATCH_COUNTER, dispatch); | |
4440 | } | |
4441 | } | |
4442 | ||
29ee3247 AK |
4443 | static void spapr_machine_class_init(ObjectClass *oc, void *data) |
4444 | { | |
4445 | MachineClass *mc = MACHINE_CLASS(oc); | |
ce2918cb | 4446 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(oc); |
71461b0f | 4447 | FWPathProviderClass *fwc = FW_PATH_PROVIDER_CLASS(oc); |
34316482 | 4448 | NMIClass *nc = NMI_CLASS(oc); |
c20d332a | 4449 | HotplugHandlerClass *hc = HOTPLUG_HANDLER_CLASS(oc); |
1d1be34d | 4450 | PPCVirtualHypervisorClass *vhc = PPC_VIRTUAL_HYPERVISOR_CLASS(oc); |
7844e12b | 4451 | XICSFabricClass *xic = XICS_FABRIC_CLASS(oc); |
6449da45 | 4452 | InterruptStatsProviderClass *ispc = INTERRUPT_STATS_PROVIDER_CLASS(oc); |
932de7ae | 4453 | XiveFabricClass *xfc = XIVE_FABRIC_CLASS(oc); |
958db90c | 4454 | |
0eb9054c | 4455 | mc->desc = "pSeries Logical Partition (PAPR compliant)"; |
907aac2f | 4456 | mc->ignore_boot_device_suffixes = true; |
fc9f38c3 DG |
4457 | |
4458 | /* | |
4459 | * We set up the default / latest behaviour here. The class_init | |
4460 | * functions for the specific versioned machine types can override | |
4461 | * these details for backwards compatibility | |
4462 | */ | |
bcb5ce08 DG |
4463 | mc->init = spapr_machine_init; |
4464 | mc->reset = spapr_machine_reset; | |
958db90c | 4465 | mc->block_default_type = IF_SCSI; |
6244bb7e | 4466 | mc->max_cpus = 1024; |
958db90c | 4467 | mc->no_parallel = 1; |
5b2128d2 | 4468 | mc->default_boot_order = ""; |
d23b6caa | 4469 | mc->default_ram_size = 512 * MiB; |
ab74e543 | 4470 | mc->default_ram_id = "ppc_spapr.ram"; |
29f9cef3 | 4471 | mc->default_display = "std"; |
958db90c | 4472 | mc->kvm_type = spapr_kvm_type; |
7da79a16 | 4473 | machine_class_allow_dynamic_sysbus_dev(mc, TYPE_SPAPR_PCI_HOST_BRIDGE); |
e4024630 | 4474 | mc->pci_allow_0_address = true; |
debbdc00 | 4475 | assert(!mc->get_hotplug_handler); |
7ebaf795 | 4476 | mc->get_hotplug_handler = spapr_get_hotplug_handler; |
94a94e4c | 4477 | hc->pre_plug = spapr_machine_device_pre_plug; |
c20d332a | 4478 | hc->plug = spapr_machine_device_plug; |
ea089eeb | 4479 | mc->cpu_index_to_instance_props = spapr_cpu_index_to_props; |
79e07936 | 4480 | mc->get_default_cpu_node_id = spapr_get_default_cpu_node_id; |
535455fd | 4481 | mc->possible_cpu_arch_ids = spapr_possible_cpu_arch_ids; |
cf632463 | 4482 | hc->unplug_request = spapr_machine_device_unplug_request; |
88432f44 | 4483 | hc->unplug = spapr_machine_device_unplug; |
00b4fbe2 | 4484 | |
fc9f38c3 | 4485 | smc->dr_lmb_enabled = true; |
fea35ca4 | 4486 | smc->update_dt_enabled = true; |
34a6b015 | 4487 | mc->default_cpu_type = POWERPC_CPU_TYPE_NAME("power9_v2.0"); |
c5514d0e | 4488 | mc->has_hotpluggable_cpus = true; |
ee3a71e3 | 4489 | mc->nvdimm_supported = true; |
52b81ab5 | 4490 | smc->resize_hpt_default = SPAPR_RESIZE_HPT_ENABLED; |
71461b0f | 4491 | fwc->get_dev_path = spapr_get_fw_dev_path; |
34316482 | 4492 | nc->nmi_monitor_handler = spapr_nmi; |
6737d9ad | 4493 | smc->phb_placement = spapr_phb_placement; |
1d1be34d | 4494 | vhc->hypercall = emulate_spapr_hypercall; |
e57ca75c DG |
4495 | vhc->hpt_mask = spapr_hpt_mask; |
4496 | vhc->map_hptes = spapr_map_hptes; | |
4497 | vhc->unmap_hptes = spapr_unmap_hptes; | |
a2dd4e83 BH |
4498 | vhc->hpte_set_c = spapr_hpte_set_c; |
4499 | vhc->hpte_set_r = spapr_hpte_set_r; | |
79825f4d | 4500 | vhc->get_pate = spapr_get_pate; |
1ec26c75 | 4501 | vhc->encode_hpt_for_kvm_pr = spapr_encode_hpt_for_kvm_pr; |
03ef074c NP |
4502 | vhc->cpu_exec_enter = spapr_cpu_exec_enter; |
4503 | vhc->cpu_exec_exit = spapr_cpu_exec_exit; | |
7844e12b CLG |
4504 | xic->ics_get = spapr_ics_get; |
4505 | xic->ics_resend = spapr_ics_resend; | |
b2fc59aa | 4506 | xic->icp_get = spapr_icp_get; |
6449da45 | 4507 | ispc->print_info = spapr_pic_print_info; |
55641213 LV |
4508 | /* Force NUMA node memory size to be a multiple of |
4509 | * SPAPR_MEMORY_BLOCK_SIZE (256M) since that's the granularity | |
4510 | * in which LMBs are represented and hot-added | |
4511 | */ | |
4512 | mc->numa_mem_align_shift = 28; | |
cd5ff833 | 4513 | mc->numa_mem_supported = true; |
0533ef5f | 4514 | mc->auto_enable_numa = true; |
33face6b | 4515 | |
4e5fe368 SJS |
4516 | smc->default_caps.caps[SPAPR_CAP_HTM] = SPAPR_CAP_OFF; |
4517 | smc->default_caps.caps[SPAPR_CAP_VSX] = SPAPR_CAP_ON; | |
4518 | smc->default_caps.caps[SPAPR_CAP_DFP] = SPAPR_CAP_ON; | |
2782ad4c SJS |
4519 | smc->default_caps.caps[SPAPR_CAP_CFPC] = SPAPR_CAP_WORKAROUND; |
4520 | smc->default_caps.caps[SPAPR_CAP_SBBC] = SPAPR_CAP_WORKAROUND; | |
4521 | smc->default_caps.caps[SPAPR_CAP_IBS] = SPAPR_CAP_WORKAROUND; | |
2309832a | 4522 | smc->default_caps.caps[SPAPR_CAP_HPT_MAXPAGESIZE] = 16; /* 64kiB */ |
b9a477b7 | 4523 | smc->default_caps.caps[SPAPR_CAP_NESTED_KVM_HV] = SPAPR_CAP_OFF; |
edaa7995 | 4524 | smc->default_caps.caps[SPAPR_CAP_LARGE_DECREMENTER] = SPAPR_CAP_ON; |
37965dfe | 4525 | smc->default_caps.caps[SPAPR_CAP_CCF_ASSIST] = SPAPR_CAP_ON; |
8af7e1fe | 4526 | smc->default_caps.caps[SPAPR_CAP_FWNMI] = SPAPR_CAP_ON; |
40c2281c | 4527 | spapr_caps_add_properties(smc); |
bd94bc06 | 4528 | smc->irq = &spapr_irq_dual; |
dae5e39a | 4529 | smc->dr_phb_enabled = true; |
6c3829a2 | 4530 | smc->linux_pci_probe = true; |
29cb4187 | 4531 | smc->smp_threads_vsmt = true; |
54255c1f | 4532 | smc->nr_xirqs = SPAPR_NR_XIRQS; |
932de7ae | 4533 | xfc->match_nvt = spapr_match_nvt; |
29ee3247 AK |
4534 | } |
4535 | ||
4536 | static const TypeInfo spapr_machine_info = { | |
4537 | .name = TYPE_SPAPR_MACHINE, | |
4538 | .parent = TYPE_MACHINE, | |
4aee7362 | 4539 | .abstract = true, |
ce2918cb | 4540 | .instance_size = sizeof(SpaprMachineState), |
bcb5ce08 | 4541 | .instance_init = spapr_instance_init, |
87bbdd9c | 4542 | .instance_finalize = spapr_machine_finalizefn, |
ce2918cb | 4543 | .class_size = sizeof(SpaprMachineClass), |
29ee3247 | 4544 | .class_init = spapr_machine_class_init, |
71461b0f AK |
4545 | .interfaces = (InterfaceInfo[]) { |
4546 | { TYPE_FW_PATH_PROVIDER }, | |
34316482 | 4547 | { TYPE_NMI }, |
c20d332a | 4548 | { TYPE_HOTPLUG_HANDLER }, |
1d1be34d | 4549 | { TYPE_PPC_VIRTUAL_HYPERVISOR }, |
7844e12b | 4550 | { TYPE_XICS_FABRIC }, |
6449da45 | 4551 | { TYPE_INTERRUPT_STATS_PROVIDER }, |
932de7ae | 4552 | { TYPE_XIVE_FABRIC }, |
71461b0f AK |
4553 | { } |
4554 | }, | |
29ee3247 AK |
4555 | }; |
4556 | ||
a7849268 MT |
4557 | static void spapr_machine_latest_class_options(MachineClass *mc) |
4558 | { | |
4559 | mc->alias = "pseries"; | |
ea0ac7f6 | 4560 | mc->is_default = true; |
a7849268 MT |
4561 | } |
4562 | ||
fccbc785 | 4563 | #define DEFINE_SPAPR_MACHINE(suffix, verstr, latest) \ |
5013c547 DG |
4564 | static void spapr_machine_##suffix##_class_init(ObjectClass *oc, \ |
4565 | void *data) \ | |
4566 | { \ | |
4567 | MachineClass *mc = MACHINE_CLASS(oc); \ | |
4568 | spapr_machine_##suffix##_class_options(mc); \ | |
fccbc785 | 4569 | if (latest) { \ |
a7849268 | 4570 | spapr_machine_latest_class_options(mc); \ |
fccbc785 | 4571 | } \ |
5013c547 | 4572 | } \ |
5013c547 DG |
4573 | static const TypeInfo spapr_machine_##suffix##_info = { \ |
4574 | .name = MACHINE_TYPE_NAME("pseries-" verstr), \ | |
4575 | .parent = TYPE_SPAPR_MACHINE, \ | |
4576 | .class_init = spapr_machine_##suffix##_class_init, \ | |
5013c547 DG |
4577 | }; \ |
4578 | static void spapr_machine_register_##suffix(void) \ | |
4579 | { \ | |
4580 | type_register(&spapr_machine_##suffix##_info); \ | |
4581 | } \ | |
0e6aac87 | 4582 | type_init(spapr_machine_register_##suffix) |
5013c547 | 4583 | |
541aaa1d CH |
4584 | /* |
4585 | * pseries-5.1 | |
4586 | */ | |
4587 | static void spapr_machine_5_1_class_options(MachineClass *mc) | |
4588 | { | |
4589 | /* Defaults for the latest behaviour inherited from the base class */ | |
4590 | } | |
4591 | ||
4592 | DEFINE_SPAPR_MACHINE(5_1, "5.1", true); | |
4593 | ||
3eb74d20 CH |
4594 | /* |
4595 | * pseries-5.0 | |
4596 | */ | |
4597 | static void spapr_machine_5_0_class_options(MachineClass *mc) | |
4598 | { | |
541aaa1d CH |
4599 | spapr_machine_5_1_class_options(mc); |
4600 | compat_props_add(mc->compat_props, hw_compat_5_0, hw_compat_5_0_len); | |
3eb74d20 CH |
4601 | } |
4602 | ||
541aaa1d | 4603 | DEFINE_SPAPR_MACHINE(5_0, "5.0", false); |
3eb74d20 | 4604 | |
9aec2e52 CH |
4605 | /* |
4606 | * pseries-4.2 | |
4607 | */ | |
4608 | static void spapr_machine_4_2_class_options(MachineClass *mc) | |
4609 | { | |
37965dfe DG |
4610 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
4611 | ||
3eb74d20 | 4612 | spapr_machine_5_0_class_options(mc); |
5f258577 | 4613 | compat_props_add(mc->compat_props, hw_compat_4_2, hw_compat_4_2_len); |
37965dfe | 4614 | smc->default_caps.caps[SPAPR_CAP_CCF_ASSIST] = SPAPR_CAP_OFF; |
8af7e1fe | 4615 | smc->default_caps.caps[SPAPR_CAP_FWNMI] = SPAPR_CAP_OFF; |
1052ab67 | 4616 | smc->rma_limit = 16 * GiB; |
ee3a71e3 | 4617 | mc->nvdimm_supported = false; |
9aec2e52 CH |
4618 | } |
4619 | ||
3eb74d20 | 4620 | DEFINE_SPAPR_MACHINE(4_2, "4.2", false); |
9aec2e52 | 4621 | |
9bf2650b CH |
4622 | /* |
4623 | * pseries-4.1 | |
4624 | */ | |
4625 | static void spapr_machine_4_1_class_options(MachineClass *mc) | |
4626 | { | |
6c3829a2 | 4627 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
d15d4ad6 DG |
4628 | static GlobalProperty compat[] = { |
4629 | /* Only allow 4kiB and 64kiB IOMMU pagesizes */ | |
4630 | { TYPE_SPAPR_PCI_HOST_BRIDGE, "pgsz", "0x11000" }, | |
4631 | }; | |
4632 | ||
9aec2e52 | 4633 | spapr_machine_4_2_class_options(mc); |
6c3829a2 | 4634 | smc->linux_pci_probe = false; |
29cb4187 | 4635 | smc->smp_threads_vsmt = false; |
9aec2e52 | 4636 | compat_props_add(mc->compat_props, hw_compat_4_1, hw_compat_4_1_len); |
d15d4ad6 | 4637 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
9bf2650b CH |
4638 | } |
4639 | ||
9aec2e52 | 4640 | DEFINE_SPAPR_MACHINE(4_1, "4.1", false); |
9bf2650b | 4641 | |
84e060bf AW |
4642 | /* |
4643 | * pseries-4.0 | |
4644 | */ | |
eb3cba82 | 4645 | static void phb_placement_4_0(SpaprMachineState *spapr, uint32_t index, |
ec132efa AK |
4646 | uint64_t *buid, hwaddr *pio, |
4647 | hwaddr *mmio32, hwaddr *mmio64, | |
4648 | unsigned n_dma, uint32_t *liobns, | |
4649 | hwaddr *nv2gpa, hwaddr *nv2atsd, Error **errp) | |
4650 | { | |
4651 | spapr_phb_placement(spapr, index, buid, pio, mmio32, mmio64, n_dma, liobns, | |
4652 | nv2gpa, nv2atsd, errp); | |
4653 | *nv2gpa = 0; | |
4654 | *nv2atsd = 0; | |
4655 | } | |
4656 | ||
eb3cba82 DG |
4657 | static void spapr_machine_4_0_class_options(MachineClass *mc) |
4658 | { | |
4659 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); | |
4660 | ||
4661 | spapr_machine_4_1_class_options(mc); | |
4662 | compat_props_add(mc->compat_props, hw_compat_4_0, hw_compat_4_0_len); | |
4663 | smc->phb_placement = phb_placement_4_0; | |
bd94bc06 | 4664 | smc->irq = &spapr_irq_xics; |
3725ef1a | 4665 | smc->pre_4_1_migration = true; |
eb3cba82 DG |
4666 | } |
4667 | ||
4668 | DEFINE_SPAPR_MACHINE(4_0, "4.0", false); | |
4669 | ||
4670 | /* | |
4671 | * pseries-3.1 | |
4672 | */ | |
d45360d9 CLG |
4673 | static void spapr_machine_3_1_class_options(MachineClass *mc) |
4674 | { | |
ce2918cb | 4675 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
fea35ca4 | 4676 | |
84e060bf | 4677 | spapr_machine_4_0_class_options(mc); |
abd93cc7 | 4678 | compat_props_add(mc->compat_props, hw_compat_3_1, hw_compat_3_1_len); |
27461d69 | 4679 | |
34a6b015 | 4680 | mc->default_cpu_type = POWERPC_CPU_TYPE_NAME("power8_v2.0"); |
fea35ca4 | 4681 | smc->update_dt_enabled = false; |
dae5e39a | 4682 | smc->dr_phb_enabled = false; |
0a794529 | 4683 | smc->broken_host_serial_model = true; |
2782ad4c SJS |
4684 | smc->default_caps.caps[SPAPR_CAP_CFPC] = SPAPR_CAP_BROKEN; |
4685 | smc->default_caps.caps[SPAPR_CAP_SBBC] = SPAPR_CAP_BROKEN; | |
4686 | smc->default_caps.caps[SPAPR_CAP_IBS] = SPAPR_CAP_BROKEN; | |
edaa7995 | 4687 | smc->default_caps.caps[SPAPR_CAP_LARGE_DECREMENTER] = SPAPR_CAP_OFF; |
d45360d9 CLG |
4688 | } |
4689 | ||
84e060bf | 4690 | DEFINE_SPAPR_MACHINE(3_1, "3.1", false); |
d45360d9 | 4691 | |
8a4fd427 | 4692 | /* |
d8c0c7af | 4693 | * pseries-3.0 |
8a4fd427 | 4694 | */ |
d45360d9 | 4695 | |
d8c0c7af | 4696 | static void spapr_machine_3_0_class_options(MachineClass *mc) |
8a4fd427 | 4697 | { |
ce2918cb | 4698 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
82cffa2e | 4699 | |
d45360d9 | 4700 | spapr_machine_3_1_class_options(mc); |
ddb3235d | 4701 | compat_props_add(mc->compat_props, hw_compat_3_0, hw_compat_3_0_len); |
82cffa2e CLG |
4702 | |
4703 | smc->legacy_irq_allocation = true; | |
54255c1f | 4704 | smc->nr_xirqs = 0x400; |
ae837402 | 4705 | smc->irq = &spapr_irq_xics_legacy; |
8a4fd427 DG |
4706 | } |
4707 | ||
d45360d9 | 4708 | DEFINE_SPAPR_MACHINE(3_0, "3.0", false); |
8a4fd427 | 4709 | |
2b615412 DG |
4710 | /* |
4711 | * pseries-2.12 | |
4712 | */ | |
2b615412 DG |
4713 | static void spapr_machine_2_12_class_options(MachineClass *mc) |
4714 | { | |
ce2918cb | 4715 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
88cbe073 | 4716 | static GlobalProperty compat[] = { |
6c36bddf EH |
4717 | { TYPE_POWERPC_CPU, "pre-3.0-migration", "on" }, |
4718 | { TYPE_SPAPR_CPU_CORE, "pre-3.0-migration", "on" }, | |
88cbe073 | 4719 | }; |
2309832a | 4720 | |
d8c0c7af | 4721 | spapr_machine_3_0_class_options(mc); |
0d47310b | 4722 | compat_props_add(mc->compat_props, hw_compat_2_12, hw_compat_2_12_len); |
88cbe073 | 4723 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
2309832a | 4724 | |
e8937295 GK |
4725 | /* We depend on kvm_enabled() to choose a default value for the |
4726 | * hpt-max-page-size capability. Of course we can't do it here | |
4727 | * because this is too early and the HW accelerator isn't initialzed | |
4728 | * yet. Postpone this to machine init (see default_caps_with_cpu()). | |
4729 | */ | |
4730 | smc->default_caps.caps[SPAPR_CAP_HPT_MAXPAGESIZE] = 0; | |
2b615412 DG |
4731 | } |
4732 | ||
8a4fd427 | 4733 | DEFINE_SPAPR_MACHINE(2_12, "2.12", false); |
2b615412 | 4734 | |
813f3cf6 SJS |
4735 | static void spapr_machine_2_12_sxxm_class_options(MachineClass *mc) |
4736 | { | |
ce2918cb | 4737 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
813f3cf6 SJS |
4738 | |
4739 | spapr_machine_2_12_class_options(mc); | |
4740 | smc->default_caps.caps[SPAPR_CAP_CFPC] = SPAPR_CAP_WORKAROUND; | |
4741 | smc->default_caps.caps[SPAPR_CAP_SBBC] = SPAPR_CAP_WORKAROUND; | |
4742 | smc->default_caps.caps[SPAPR_CAP_IBS] = SPAPR_CAP_FIXED_CCD; | |
4743 | } | |
4744 | ||
4745 | DEFINE_SPAPR_MACHINE(2_12_sxxm, "2.12-sxxm", false); | |
4746 | ||
e2676b16 GK |
4747 | /* |
4748 | * pseries-2.11 | |
4749 | */ | |
2b615412 | 4750 | |
e2676b16 GK |
4751 | static void spapr_machine_2_11_class_options(MachineClass *mc) |
4752 | { | |
ce2918cb | 4753 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
ee76a09f | 4754 | |
2b615412 | 4755 | spapr_machine_2_12_class_options(mc); |
4e5fe368 | 4756 | smc->default_caps.caps[SPAPR_CAP_HTM] = SPAPR_CAP_ON; |
43df70a9 | 4757 | compat_props_add(mc->compat_props, hw_compat_2_11, hw_compat_2_11_len); |
e2676b16 GK |
4758 | } |
4759 | ||
2b615412 | 4760 | DEFINE_SPAPR_MACHINE(2_11, "2.11", false); |
e2676b16 | 4761 | |
3fa14fbe DG |
4762 | /* |
4763 | * pseries-2.10 | |
4764 | */ | |
e2676b16 | 4765 | |
3fa14fbe DG |
4766 | static void spapr_machine_2_10_class_options(MachineClass *mc) |
4767 | { | |
e2676b16 | 4768 | spapr_machine_2_11_class_options(mc); |
503224f4 | 4769 | compat_props_add(mc->compat_props, hw_compat_2_10, hw_compat_2_10_len); |
3fa14fbe DG |
4770 | } |
4771 | ||
e2676b16 | 4772 | DEFINE_SPAPR_MACHINE(2_10, "2.10", false); |
3fa14fbe | 4773 | |
fa325e6c DG |
4774 | /* |
4775 | * pseries-2.9 | |
4776 | */ | |
3fa14fbe | 4777 | |
fa325e6c DG |
4778 | static void spapr_machine_2_9_class_options(MachineClass *mc) |
4779 | { | |
ce2918cb | 4780 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
88cbe073 | 4781 | static GlobalProperty compat[] = { |
6c36bddf | 4782 | { TYPE_POWERPC_CPU, "pre-2.10-migration", "on" }, |
88cbe073 | 4783 | }; |
46f7afa3 | 4784 | |
3fa14fbe | 4785 | spapr_machine_2_10_class_options(mc); |
3e803152 | 4786 | compat_props_add(mc->compat_props, hw_compat_2_9, hw_compat_2_9_len); |
88cbe073 | 4787 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
3bfe5716 | 4788 | mc->numa_auto_assign_ram = numa_legacy_auto_assign_ram; |
46f7afa3 | 4789 | smc->pre_2_10_has_unused_icps = true; |
52b81ab5 | 4790 | smc->resize_hpt_default = SPAPR_RESIZE_HPT_DISABLED; |
fa325e6c DG |
4791 | } |
4792 | ||
3fa14fbe | 4793 | DEFINE_SPAPR_MACHINE(2_9, "2.9", false); |
fa325e6c | 4794 | |
db800b21 DG |
4795 | /* |
4796 | * pseries-2.8 | |
4797 | */ | |
fa325e6c | 4798 | |
db800b21 DG |
4799 | static void spapr_machine_2_8_class_options(MachineClass *mc) |
4800 | { | |
88cbe073 | 4801 | static GlobalProperty compat[] = { |
6c36bddf | 4802 | { TYPE_SPAPR_PCI_HOST_BRIDGE, "pcie-extended-configuration-space", "off" }, |
88cbe073 MAL |
4803 | }; |
4804 | ||
fa325e6c | 4805 | spapr_machine_2_9_class_options(mc); |
edc24ccd | 4806 | compat_props_add(mc->compat_props, hw_compat_2_8, hw_compat_2_8_len); |
88cbe073 | 4807 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
55641213 | 4808 | mc->numa_mem_align_shift = 23; |
db800b21 DG |
4809 | } |
4810 | ||
fa325e6c | 4811 | DEFINE_SPAPR_MACHINE(2_8, "2.8", false); |
db800b21 | 4812 | |
1ea1eefc BR |
4813 | /* |
4814 | * pseries-2.7 | |
4815 | */ | |
357d1e3b | 4816 | |
ce2918cb | 4817 | static void phb_placement_2_7(SpaprMachineState *spapr, uint32_t index, |
357d1e3b DG |
4818 | uint64_t *buid, hwaddr *pio, |
4819 | hwaddr *mmio32, hwaddr *mmio64, | |
ec132efa AK |
4820 | unsigned n_dma, uint32_t *liobns, |
4821 | hwaddr *nv2gpa, hwaddr *nv2atsd, Error **errp) | |
357d1e3b DG |
4822 | { |
4823 | /* Legacy PHB placement for pseries-2.7 and earlier machine types */ | |
4824 | const uint64_t base_buid = 0x800000020000000ULL; | |
4825 | const hwaddr phb_spacing = 0x1000000000ULL; /* 64 GiB */ | |
4826 | const hwaddr mmio_offset = 0xa0000000; /* 2 GiB + 512 MiB */ | |
4827 | const hwaddr pio_offset = 0x80000000; /* 2 GiB */ | |
4828 | const uint32_t max_index = 255; | |
4829 | const hwaddr phb0_alignment = 0x10000000000ULL; /* 1 TiB */ | |
4830 | ||
4831 | uint64_t ram_top = MACHINE(spapr)->ram_size; | |
4832 | hwaddr phb0_base, phb_base; | |
4833 | int i; | |
4834 | ||
0c9269a5 | 4835 | /* Do we have device memory? */ |
357d1e3b DG |
4836 | if (MACHINE(spapr)->maxram_size > ram_top) { |
4837 | /* Can't just use maxram_size, because there may be an | |
0c9269a5 DH |
4838 | * alignment gap between normal and device memory regions |
4839 | */ | |
b0c14ec4 DH |
4840 | ram_top = MACHINE(spapr)->device_memory->base + |
4841 | memory_region_size(&MACHINE(spapr)->device_memory->mr); | |
357d1e3b DG |
4842 | } |
4843 | ||
4844 | phb0_base = QEMU_ALIGN_UP(ram_top, phb0_alignment); | |
4845 | ||
4846 | if (index > max_index) { | |
4847 | error_setg(errp, "\"index\" for PAPR PHB is too large (max %u)", | |
4848 | max_index); | |
4849 | return; | |
4850 | } | |
4851 | ||
4852 | *buid = base_buid + index; | |
4853 | for (i = 0; i < n_dma; ++i) { | |
4854 | liobns[i] = SPAPR_PCI_LIOBN(index, i); | |
4855 | } | |
4856 | ||
4857 | phb_base = phb0_base + index * phb_spacing; | |
4858 | *pio = phb_base + pio_offset; | |
4859 | *mmio32 = phb_base + mmio_offset; | |
4860 | /* | |
4861 | * We don't set the 64-bit MMIO window, relying on the PHB's | |
4862 | * fallback behaviour of automatically splitting a large "32-bit" | |
4863 | * window into contiguous 32-bit and 64-bit windows | |
4864 | */ | |
ec132efa AK |
4865 | |
4866 | *nv2gpa = 0; | |
4867 | *nv2atsd = 0; | |
357d1e3b | 4868 | } |
db800b21 | 4869 | |
1ea1eefc BR |
4870 | static void spapr_machine_2_7_class_options(MachineClass *mc) |
4871 | { | |
ce2918cb | 4872 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
88cbe073 | 4873 | static GlobalProperty compat[] = { |
6c36bddf EH |
4874 | { TYPE_SPAPR_PCI_HOST_BRIDGE, "mem_win_size", "0xf80000000", }, |
4875 | { TYPE_SPAPR_PCI_HOST_BRIDGE, "mem64_win_size", "0", }, | |
4876 | { TYPE_POWERPC_CPU, "pre-2.8-migration", "on", }, | |
4877 | { TYPE_SPAPR_PCI_HOST_BRIDGE, "pre-2.8-migration", "on", }, | |
88cbe073 | 4878 | }; |
3daa4a9f | 4879 | |
db800b21 | 4880 | spapr_machine_2_8_class_options(mc); |
2e9c10eb | 4881 | mc->default_cpu_type = POWERPC_CPU_TYPE_NAME("power7_v2.3"); |
a140c199 | 4882 | mc->default_machine_opts = "modern-hotplug-events=off"; |
5a995064 | 4883 | compat_props_add(mc->compat_props, hw_compat_2_7, hw_compat_2_7_len); |
88cbe073 | 4884 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
357d1e3b | 4885 | smc->phb_placement = phb_placement_2_7; |
1ea1eefc BR |
4886 | } |
4887 | ||
db800b21 | 4888 | DEFINE_SPAPR_MACHINE(2_7, "2.7", false); |
1ea1eefc | 4889 | |
4b23699c DG |
4890 | /* |
4891 | * pseries-2.6 | |
4892 | */ | |
1ea1eefc | 4893 | |
4b23699c DG |
4894 | static void spapr_machine_2_6_class_options(MachineClass *mc) |
4895 | { | |
88cbe073 | 4896 | static GlobalProperty compat[] = { |
6c36bddf | 4897 | { TYPE_SPAPR_PCI_HOST_BRIDGE, "ddw", "off" }, |
88cbe073 MAL |
4898 | }; |
4899 | ||
1ea1eefc | 4900 | spapr_machine_2_7_class_options(mc); |
c5514d0e | 4901 | mc->has_hotpluggable_cpus = false; |
ff8f261f | 4902 | compat_props_add(mc->compat_props, hw_compat_2_6, hw_compat_2_6_len); |
88cbe073 | 4903 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
4b23699c DG |
4904 | } |
4905 | ||
1ea1eefc | 4906 | DEFINE_SPAPR_MACHINE(2_6, "2.6", false); |
4b23699c | 4907 | |
1c5f29bb DG |
4908 | /* |
4909 | * pseries-2.5 | |
4910 | */ | |
4b23699c | 4911 | |
5013c547 DG |
4912 | static void spapr_machine_2_5_class_options(MachineClass *mc) |
4913 | { | |
ce2918cb | 4914 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
88cbe073 | 4915 | static GlobalProperty compat[] = { |
6c36bddf | 4916 | { "spapr-vlan", "use-rx-buffer-pools", "off" }, |
88cbe073 | 4917 | }; |
57040d45 | 4918 | |
4b23699c | 4919 | spapr_machine_2_6_class_options(mc); |
57040d45 | 4920 | smc->use_ohci_by_default = true; |
fe759610 | 4921 | compat_props_add(mc->compat_props, hw_compat_2_5, hw_compat_2_5_len); |
88cbe073 | 4922 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
1c5f29bb DG |
4923 | } |
4924 | ||
4b23699c | 4925 | DEFINE_SPAPR_MACHINE(2_5, "2.5", false); |
1c5f29bb DG |
4926 | |
4927 | /* | |
4928 | * pseries-2.4 | |
4929 | */ | |
80fd50f9 | 4930 | |
5013c547 DG |
4931 | static void spapr_machine_2_4_class_options(MachineClass *mc) |
4932 | { | |
ce2918cb | 4933 | SpaprMachineClass *smc = SPAPR_MACHINE_CLASS(mc); |
fc9f38c3 DG |
4934 | |
4935 | spapr_machine_2_5_class_options(mc); | |
fc9f38c3 | 4936 | smc->dr_lmb_enabled = false; |
2f99b9c2 | 4937 | compat_props_add(mc->compat_props, hw_compat_2_4, hw_compat_2_4_len); |
1c5f29bb DG |
4938 | } |
4939 | ||
fccbc785 | 4940 | DEFINE_SPAPR_MACHINE(2_4, "2.4", false); |
1c5f29bb DG |
4941 | |
4942 | /* | |
4943 | * pseries-2.3 | |
4944 | */ | |
38ff32c6 | 4945 | |
5013c547 | 4946 | static void spapr_machine_2_3_class_options(MachineClass *mc) |
6026db45 | 4947 | { |
88cbe073 | 4948 | static GlobalProperty compat[] = { |
6c36bddf | 4949 | { "spapr-pci-host-bridge", "dynamic-reconfiguration", "off" }, |
88cbe073 | 4950 | }; |
fc9f38c3 | 4951 | spapr_machine_2_4_class_options(mc); |
8995dd90 | 4952 | compat_props_add(mc->compat_props, hw_compat_2_3, hw_compat_2_3_len); |
88cbe073 | 4953 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
6026db45 | 4954 | } |
fccbc785 | 4955 | DEFINE_SPAPR_MACHINE(2_3, "2.3", false); |
6026db45 | 4956 | |
1c5f29bb DG |
4957 | /* |
4958 | * pseries-2.2 | |
4959 | */ | |
1c5f29bb | 4960 | |
5013c547 | 4961 | static void spapr_machine_2_2_class_options(MachineClass *mc) |
4aee7362 | 4962 | { |
88cbe073 | 4963 | static GlobalProperty compat[] = { |
6c36bddf | 4964 | { TYPE_SPAPR_PCI_HOST_BRIDGE, "mem_win_size", "0x20000000" }, |
88cbe073 MAL |
4965 | }; |
4966 | ||
fc9f38c3 | 4967 | spapr_machine_2_3_class_options(mc); |
1c30044e | 4968 | compat_props_add(mc->compat_props, hw_compat_2_2, hw_compat_2_2_len); |
88cbe073 | 4969 | compat_props_add(mc->compat_props, compat, G_N_ELEMENTS(compat)); |
f6d0656b | 4970 | mc->default_machine_opts = "modern-hotplug-events=off,suppress-vmdesc=on"; |
4aee7362 | 4971 | } |
fccbc785 | 4972 | DEFINE_SPAPR_MACHINE(2_2, "2.2", false); |
4aee7362 | 4973 | |
1c5f29bb DG |
4974 | /* |
4975 | * pseries-2.1 | |
4976 | */ | |
3dab0244 | 4977 | |
5013c547 | 4978 | static void spapr_machine_2_1_class_options(MachineClass *mc) |
d25228e7 | 4979 | { |
fc9f38c3 | 4980 | spapr_machine_2_2_class_options(mc); |
c4fc5695 | 4981 | compat_props_add(mc->compat_props, hw_compat_2_1, hw_compat_2_1_len); |
d25228e7 | 4982 | } |
fccbc785 | 4983 | DEFINE_SPAPR_MACHINE(2_1, "2.1", false); |
fb0fc8f6 | 4984 | |
29ee3247 | 4985 | static void spapr_machine_register_types(void) |
9fdf0c29 | 4986 | { |
29ee3247 | 4987 | type_register_static(&spapr_machine_info); |
9fdf0c29 DG |
4988 | } |
4989 | ||
29ee3247 | 4990 | type_init(spapr_machine_register_types) |