]> git.proxmox.com Git - qemu.git/blame - hw/pxa2xx_keypad.c
prepare for future GPLv2+ relicensing
[qemu.git] / hw / pxa2xx_keypad.c
CommitLineData
31b87f2e
AZ
1/*
2 * Intel PXA27X Keypad Controller emulation.
3 *
4 * Copyright (c) 2007 MontaVista Software, Inc
5 * Written by Armin Kuster <akuster@kama-aina.net>
6 * or <Akuster@mvista.com>
7 *
8 * This code is licensed under the GPLv2.
6b620ca3
PB
9 *
10 * Contributions after 2012-01-13 are licensed under the terms of the
11 * GNU GPL, version 2 or (at your option) any later version.
31b87f2e
AZ
12 */
13
14#include "hw.h"
15#include "pxa.h"
16#include "console.h"
17
18/*
19 * Keypad
20 */
21#define KPC 0x00 /* Keypad Interface Control register */
22#define KPDK 0x08 /* Keypad Interface Direct Key register */
23#define KPREC 0x10 /* Keypad Interface Rotary Encoder register */
24#define KPMK 0x18 /* Keypad Interface Matrix Key register */
25#define KPAS 0x20 /* Keypad Interface Automatic Scan register */
26#define KPASMKP0 0x28 /* Keypad Interface Automatic Scan Multiple
27 Key Presser register 0 */
28#define KPASMKP1 0x30 /* Keypad Interface Automatic Scan Multiple
29 Key Presser register 1 */
30#define KPASMKP2 0x38 /* Keypad Interface Automatic Scan Multiple
31 Key Presser register 2 */
32#define KPASMKP3 0x40 /* Keypad Interface Automatic Scan Multiple
33 Key Presser register 3 */
34#define KPKDI 0x48 /* Keypad Interface Key Debounce Interval
35 register */
36
37/* Keypad defines */
38#define KPC_AS (0x1 << 30) /* Automatic Scan bit */
39#define KPC_ASACT (0x1 << 29) /* Automatic Scan on Activity */
40#define KPC_MI (0x1 << 22) /* Matrix interrupt bit */
41#define KPC_IMKP (0x1 << 21) /* Ignore Multiple Key Press */
42#define KPC_MS7 (0x1 << 20) /* Matrix scan line 7 */
43#define KPC_MS6 (0x1 << 19) /* Matrix scan line 6 */
44#define KPC_MS5 (0x1 << 18) /* Matrix scan line 5 */
45#define KPC_MS4 (0x1 << 17) /* Matrix scan line 4 */
46#define KPC_MS3 (0x1 << 16) /* Matrix scan line 3 */
47#define KPC_MS2 (0x1 << 15) /* Matrix scan line 2 */
48#define KPC_MS1 (0x1 << 14) /* Matrix scan line 1 */
49#define KPC_MS0 (0x1 << 13) /* Matrix scan line 0 */
50#define KPC_ME (0x1 << 12) /* Matrix Keypad Enable */
51#define KPC_MIE (0x1 << 11) /* Matrix Interrupt Enable */
52#define KPC_DK_DEB_SEL (0x1 << 9) /* Direct Keypad Debounce Select */
53#define KPC_DI (0x1 << 5) /* Direct key interrupt bit */
54#define KPC_RE_ZERO_DEB (0x1 << 4) /* Rotary Encoder Zero Debounce */
55#define KPC_REE1 (0x1 << 3) /* Rotary Encoder1 Enable */
56#define KPC_REE0 (0x1 << 2) /* Rotary Encoder0 Enable */
57#define KPC_DE (0x1 << 1) /* Direct Keypad Enable */
58#define KPC_DIE (0x1 << 0) /* Direct Keypad interrupt Enable */
59
60#define KPDK_DKP (0x1 << 31)
61#define KPDK_DK7 (0x1 << 7)
62#define KPDK_DK6 (0x1 << 6)
63#define KPDK_DK5 (0x1 << 5)
64#define KPDK_DK4 (0x1 << 4)
65#define KPDK_DK3 (0x1 << 3)
66#define KPDK_DK2 (0x1 << 2)
67#define KPDK_DK1 (0x1 << 1)
68#define KPDK_DK0 (0x1 << 0)
69
70#define KPREC_OF1 (0x1 << 31)
71#define KPREC_UF1 (0x1 << 30)
72#define KPREC_OF0 (0x1 << 15)
73#define KPREC_UF0 (0x1 << 14)
74
75#define KPMK_MKP (0x1 << 31)
76#define KPAS_SO (0x1 << 31)
77#define KPASMKPx_SO (0x1 << 31)
78
79
80#define KPASMKPx_MKC(row, col) (1 << (row + 16 * (col % 2)))
81
82#define PXAKBD_MAXROW 8
83#define PXAKBD_MAXCOL 8
84
bc24a225 85struct PXA2xxKeyPadState {
6cd816b8 86 MemoryRegion iomem;
31b87f2e
AZ
87 qemu_irq irq;
88 struct keymap *map;
b976b4c0 89 int pressed_cnt;
582798b5 90 int alt_code;
31b87f2e
AZ
91
92 uint32_t kpc;
93 uint32_t kpdk;
94 uint32_t kprec;
95 uint32_t kpmk;
96 uint32_t kpas;
b976b4c0 97 uint32_t kpasmkp[4];
31b87f2e
AZ
98 uint32_t kpkdi;
99};
100
b976b4c0
VK
101static void pxa27x_keypad_find_pressed_key(PXA2xxKeyPadState *kp, int *row, int *col)
102{
103 int i;
104 for (i = 0; i < 4; i++)
105 {
106 *col = i * 2;
107 for (*row = 0; *row < 8; (*row)++) {
108 if (kp->kpasmkp[i] & (1 << *row))
109 return;
110 }
111 *col = i * 2 + 1;
112 for (*row = 0; *row < 8; (*row)++) {
113 if (kp->kpasmkp[i] & (1 << (*row + 16)))
114 return;
115 }
116 }
117}
118
bc24a225 119static void pxa27x_keyboard_event (PXA2xxKeyPadState *kp, int keycode)
31b87f2e 120{
b976b4c0
VK
121 int row, col, rel, assert_irq = 0;
122 uint32_t val;
31b87f2e 123
582798b5
VK
124 if (keycode == 0xe0) {
125 kp->alt_code = 1;
126 return;
127 }
128
31b87f2e
AZ
129 if(!(kp->kpc & KPC_ME)) /* skip if not enabled */
130 return;
131
132 if(kp->kpc & KPC_AS || kp->kpc & KPC_ASACT) {
133 if(kp->kpc & KPC_AS)
134 kp->kpc &= ~(KPC_AS);
135
136 rel = (keycode & 0x80) ? 1 : 0; /* key release from qemu */
137 keycode &= ~(0x80); /* strip qemu key release bit */
582798b5
VK
138 if (kp->alt_code) {
139 keycode |= 0x80;
140 kp->alt_code = 0;
141 }
b976b4c0 142
31b87f2e
AZ
143 row = kp->map[keycode].row;
144 col = kp->map[keycode].column;
145 if(row == -1 || col == -1)
146 return;
b976b4c0
VK
147
148 val = KPASMKPx_MKC(row, col);
149 if (rel) {
150 if (kp->kpasmkp[col / 2] & val) {
151 kp->kpasmkp[col / 2] &= ~val;
152 kp->pressed_cnt--;
153 assert_irq = 1;
154 }
155 } else {
156 if (!(kp->kpasmkp[col / 2] & val)) {
157 kp->kpasmkp[col / 2] |= val;
158 kp->pressed_cnt++;
159 assert_irq = 1;
160 }
161 }
162 kp->kpas = ((kp->pressed_cnt & 0x1f) << 26) | (0xf << 4) | 0xf;
163 if (kp->pressed_cnt == 1) {
164 kp->kpas &= ~((0xf << 4) | 0xf);
165 if (rel)
166 pxa27x_keypad_find_pressed_key(kp, &row, &col);
167 kp->kpas |= ((row & 0xf) << 4) | (col & 0xf);
168 }
31b87f2e
AZ
169 goto out;
170 }
171 return;
172
173out:
b976b4c0 174 if (assert_irq && (kp->kpc & KPC_MIE)) {
31b87f2e
AZ
175 kp->kpc |= KPC_MI;
176 qemu_irq_raise(kp->irq);
177 }
178 return;
179}
180
6cd816b8
BC
181static uint64_t pxa2xx_keypad_read(void *opaque, target_phys_addr_t offset,
182 unsigned size)
31b87f2e 183{
bc24a225 184 PXA2xxKeyPadState *s = (PXA2xxKeyPadState *) opaque;
31b87f2e 185 uint32_t tmp;
31b87f2e
AZ
186
187 switch (offset) {
188 case KPC:
189 tmp = s->kpc;
190 if(tmp & KPC_MI)
191 s->kpc &= ~(KPC_MI);
192 if(tmp & KPC_DI)
193 s->kpc &= ~(KPC_DI);
194 qemu_irq_lower(s->irq);
195 return tmp;
196 break;
197 case KPDK:
198 return s->kpdk;
199 break;
200 case KPREC:
201 tmp = s->kprec;
202 if(tmp & KPREC_OF1)
203 s->kprec &= ~(KPREC_OF1);
204 if(tmp & KPREC_UF1)
205 s->kprec &= ~(KPREC_UF1);
206 if(tmp & KPREC_OF0)
207 s->kprec &= ~(KPREC_OF0);
208 if(tmp & KPREC_UF0)
209 s->kprec &= ~(KPREC_UF0);
210 return tmp;
211 break;
212 case KPMK:
213 tmp = s->kpmk;
214 if(tmp & KPMK_MKP)
215 s->kpmk &= ~(KPMK_MKP);
216 return tmp;
217 break;
218 case KPAS:
219 return s->kpas;
220 break;
221 case KPASMKP0:
b976b4c0 222 return s->kpasmkp[0];
31b87f2e
AZ
223 break;
224 case KPASMKP1:
b976b4c0 225 return s->kpasmkp[1];
31b87f2e
AZ
226 break;
227 case KPASMKP2:
b976b4c0 228 return s->kpasmkp[2];
31b87f2e
AZ
229 break;
230 case KPASMKP3:
b976b4c0 231 return s->kpasmkp[3];
31b87f2e
AZ
232 break;
233 case KPKDI:
234 return s->kpkdi;
235 break;
236 default:
2ac71179 237 hw_error("%s: Bad offset " REG_FMT "\n", __FUNCTION__, offset);
31b87f2e
AZ
238 }
239
240 return 0;
241}
242
6cd816b8
BC
243static void pxa2xx_keypad_write(void *opaque, target_phys_addr_t offset,
244 uint64_t value, unsigned size)
31b87f2e 245{
bc24a225 246 PXA2xxKeyPadState *s = (PXA2xxKeyPadState *) opaque;
31b87f2e
AZ
247
248 switch (offset) {
249 case KPC:
250 s->kpc = value;
251 break;
252 case KPDK:
253 s->kpdk = value;
254 break;
255 case KPREC:
256 s->kprec = value;
257 break;
258 case KPMK:
259 s->kpmk = value;
260 break;
261 case KPAS:
262 s->kpas = value;
263 break;
264 case KPASMKP0:
b976b4c0 265 s->kpasmkp[0] = value;
31b87f2e
AZ
266 break;
267 case KPASMKP1:
b976b4c0 268 s->kpasmkp[1] = value;
31b87f2e
AZ
269 break;
270 case KPASMKP2:
b976b4c0 271 s->kpasmkp[2] = value;
31b87f2e
AZ
272 break;
273 case KPASMKP3:
b976b4c0 274 s->kpasmkp[3] = value;
31b87f2e
AZ
275 break;
276 case KPKDI:
277 s->kpkdi = value;
278 break;
279
280 default:
2ac71179 281 hw_error("%s: Bad offset " REG_FMT "\n", __FUNCTION__, offset);
31b87f2e
AZ
282 }
283}
284
6cd816b8
BC
285static const MemoryRegionOps pxa2xx_keypad_ops = {
286 .read = pxa2xx_keypad_read,
287 .write = pxa2xx_keypad_write,
288 .endianness = DEVICE_NATIVE_ENDIAN,
31b87f2e
AZ
289};
290
25f5a1b7
JQ
291static const VMStateDescription vmstate_pxa2xx_keypad = {
292 .name = "pxa2xx_keypad",
293 .version_id = 0,
294 .minimum_version_id = 0,
295 .minimum_version_id_old = 0,
296 .fields = (VMStateField[]) {
297 VMSTATE_UINT32(kpc, PXA2xxKeyPadState),
298 VMSTATE_UINT32(kpdk, PXA2xxKeyPadState),
299 VMSTATE_UINT32(kprec, PXA2xxKeyPadState),
300 VMSTATE_UINT32(kpmk, PXA2xxKeyPadState),
301 VMSTATE_UINT32(kpas, PXA2xxKeyPadState),
302 VMSTATE_UINT32_ARRAY(kpasmkp, PXA2xxKeyPadState, 4),
303 VMSTATE_UINT32(kpkdi, PXA2xxKeyPadState),
304 VMSTATE_END_OF_LIST()
305 }
306};
31b87f2e 307
6cd816b8
BC
308PXA2xxKeyPadState *pxa27x_keypad_init(MemoryRegion *sysmem,
309 target_phys_addr_t base,
310 qemu_irq irq)
31b87f2e 311{
bc24a225 312 PXA2xxKeyPadState *s;
31b87f2e 313
7267c094 314 s = (PXA2xxKeyPadState *) g_malloc0(sizeof(PXA2xxKeyPadState));
31b87f2e
AZ
315 s->irq = irq;
316
6cd816b8
BC
317 memory_region_init_io(&s->iomem, &pxa2xx_keypad_ops, s,
318 "pxa2xx-keypad", 0x00100000);
319 memory_region_add_subregion(sysmem, base, &s->iomem);
31b87f2e 320
25f5a1b7 321 vmstate_register(NULL, 0, &vmstate_pxa2xx_keypad, s);
31b87f2e
AZ
322
323 return s;
324}
325
bc24a225 326void pxa27x_register_keypad(PXA2xxKeyPadState *kp, struct keymap *map,
31b87f2e
AZ
327 int size)
328{
bd464c2e 329 if(!map || size < 0x80) {
31b87f2e
AZ
330 fprintf(stderr, "%s - No PXA keypad map defined\n", __FUNCTION__);
331 exit(-1);
332 }
333
334 kp->map = map;
335 qemu_add_kbd_event_handler((QEMUPutKBDEvent *) pxa27x_keyboard_event, kp);
336}