]>
Commit | Line | Data |
---|---|---|
a19cbfb3 GH |
1 | /* |
2 | * Copyright (C) 2010 Red Hat, Inc. | |
3 | * | |
4 | * written by Yaniv Kamay, Izik Eidus, Gerd Hoffmann | |
5 | * maintained by Gerd Hoffmann <kraxel@redhat.com> | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License as | |
9 | * published by the Free Software Foundation; either version 2 or | |
10 | * (at your option) version 3 of the License. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License | |
18 | * along with this program; if not, see <http://www.gnu.org/licenses/>. | |
19 | */ | |
20 | ||
a19cbfb3 GH |
21 | #include "qemu-common.h" |
22 | #include "qemu-timer.h" | |
23 | #include "qemu-queue.h" | |
24 | #include "monitor.h" | |
25 | #include "sysemu.h" | |
c480bb7d | 26 | #include "trace.h" |
a19cbfb3 GH |
27 | |
28 | #include "qxl.h" | |
29 | ||
0b81c478 AL |
30 | /* |
31 | * NOTE: SPICE_RING_PROD_ITEM accesses memory on the pci bar and as | |
32 | * such can be changed by the guest, so to avoid a guest trigerrable | |
33 | * abort we just set qxl_guest_bug and set the return to NULL. Still | |
34 | * it may happen as a result of emulator bug as well. | |
35 | */ | |
a19cbfb3 | 36 | #undef SPICE_RING_PROD_ITEM |
0b81c478 | 37 | #define SPICE_RING_PROD_ITEM(qxl, r, ret) { \ |
a19cbfb3 GH |
38 | typeof(r) start = r; \ |
39 | typeof(r) end = r + 1; \ | |
40 | uint32_t prod = (r)->prod & SPICE_RING_INDEX_MASK(r); \ | |
41 | typeof(&(r)->items[prod]) m_item = &(r)->items[prod]; \ | |
42 | if (!((uint8_t*)m_item >= (uint8_t*)(start) && (uint8_t*)(m_item + 1) <= (uint8_t*)(end))) { \ | |
0b81c478 AL |
43 | qxl_guest_bug(qxl, "SPICE_RING_PROD_ITEM indices mismatch " \ |
44 | "! %p <= %p < %p", (uint8_t *)start, \ | |
45 | (uint8_t *)m_item, (uint8_t *)end); \ | |
46 | ret = NULL; \ | |
47 | } else { \ | |
48 | ret = &m_item->el; \ | |
a19cbfb3 | 49 | } \ |
a19cbfb3 GH |
50 | } |
51 | ||
52 | #undef SPICE_RING_CONS_ITEM | |
0b81c478 | 53 | #define SPICE_RING_CONS_ITEM(qxl, r, ret) { \ |
a19cbfb3 GH |
54 | typeof(r) start = r; \ |
55 | typeof(r) end = r + 1; \ | |
56 | uint32_t cons = (r)->cons & SPICE_RING_INDEX_MASK(r); \ | |
57 | typeof(&(r)->items[cons]) m_item = &(r)->items[cons]; \ | |
58 | if (!((uint8_t*)m_item >= (uint8_t*)(start) && (uint8_t*)(m_item + 1) <= (uint8_t*)(end))) { \ | |
0b81c478 AL |
59 | qxl_guest_bug(qxl, "SPICE_RING_CONS_ITEM indices mismatch " \ |
60 | "! %p <= %p < %p", (uint8_t *)start, \ | |
61 | (uint8_t *)m_item, (uint8_t *)end); \ | |
62 | ret = NULL; \ | |
63 | } else { \ | |
64 | ret = &m_item->el; \ | |
a19cbfb3 | 65 | } \ |
a19cbfb3 GH |
66 | } |
67 | ||
68 | #undef ALIGN | |
69 | #define ALIGN(a, b) (((a) + ((b) - 1)) & ~((b) - 1)) | |
70 | ||
71 | #define PIXEL_SIZE 0.2936875 //1280x1024 is 14.8" x 11.9" | |
72 | ||
73 | #define QXL_MODE(_x, _y, _b, _o) \ | |
74 | { .x_res = _x, \ | |
75 | .y_res = _y, \ | |
76 | .bits = _b, \ | |
77 | .stride = (_x) * (_b) / 8, \ | |
78 | .x_mili = PIXEL_SIZE * (_x), \ | |
79 | .y_mili = PIXEL_SIZE * (_y), \ | |
80 | .orientation = _o, \ | |
81 | } | |
82 | ||
83 | #define QXL_MODE_16_32(x_res, y_res, orientation) \ | |
84 | QXL_MODE(x_res, y_res, 16, orientation), \ | |
85 | QXL_MODE(x_res, y_res, 32, orientation) | |
86 | ||
87 | #define QXL_MODE_EX(x_res, y_res) \ | |
88 | QXL_MODE_16_32(x_res, y_res, 0), \ | |
89 | QXL_MODE_16_32(y_res, x_res, 1), \ | |
90 | QXL_MODE_16_32(x_res, y_res, 2), \ | |
91 | QXL_MODE_16_32(y_res, x_res, 3) | |
92 | ||
93 | static QXLMode qxl_modes[] = { | |
94 | QXL_MODE_EX(640, 480), | |
95 | QXL_MODE_EX(800, 480), | |
96 | QXL_MODE_EX(800, 600), | |
97 | QXL_MODE_EX(832, 624), | |
98 | QXL_MODE_EX(960, 640), | |
99 | QXL_MODE_EX(1024, 600), | |
100 | QXL_MODE_EX(1024, 768), | |
101 | QXL_MODE_EX(1152, 864), | |
102 | QXL_MODE_EX(1152, 870), | |
103 | QXL_MODE_EX(1280, 720), | |
104 | QXL_MODE_EX(1280, 760), | |
105 | QXL_MODE_EX(1280, 768), | |
106 | QXL_MODE_EX(1280, 800), | |
107 | QXL_MODE_EX(1280, 960), | |
108 | QXL_MODE_EX(1280, 1024), | |
109 | QXL_MODE_EX(1360, 768), | |
110 | QXL_MODE_EX(1366, 768), | |
111 | QXL_MODE_EX(1400, 1050), | |
112 | QXL_MODE_EX(1440, 900), | |
113 | QXL_MODE_EX(1600, 900), | |
114 | QXL_MODE_EX(1600, 1200), | |
115 | QXL_MODE_EX(1680, 1050), | |
116 | QXL_MODE_EX(1920, 1080), | |
117 | #if VGA_RAM_SIZE >= (16 * 1024 * 1024) | |
118 | /* these modes need more than 8 MB video memory */ | |
119 | QXL_MODE_EX(1920, 1200), | |
120 | QXL_MODE_EX(1920, 1440), | |
121 | QXL_MODE_EX(2048, 1536), | |
122 | QXL_MODE_EX(2560, 1440), | |
123 | QXL_MODE_EX(2560, 1600), | |
124 | #endif | |
125 | #if VGA_RAM_SIZE >= (32 * 1024 * 1024) | |
126 | /* these modes need more than 16 MB video memory */ | |
127 | QXL_MODE_EX(2560, 2048), | |
128 | QXL_MODE_EX(2800, 2100), | |
129 | QXL_MODE_EX(3200, 2400), | |
130 | #endif | |
131 | }; | |
132 | ||
133 | static PCIQXLDevice *qxl0; | |
134 | ||
135 | static void qxl_send_events(PCIQXLDevice *d, uint32_t events); | |
5ff4e36c | 136 | static int qxl_destroy_primary(PCIQXLDevice *d, qxl_async_io async); |
a19cbfb3 GH |
137 | static void qxl_reset_memslots(PCIQXLDevice *d); |
138 | static void qxl_reset_surfaces(PCIQXLDevice *d); | |
139 | static void qxl_ring_set_dirty(PCIQXLDevice *qxl); | |
140 | ||
7635392c | 141 | void qxl_guest_bug(PCIQXLDevice *qxl, const char *msg, ...) |
2bce0400 | 142 | { |
2bce0400 | 143 | qxl_send_events(qxl, QXL_INTERRUPT_ERROR); |
2bce0400 | 144 | if (qxl->guestdebug) { |
7635392c AL |
145 | va_list ap; |
146 | va_start(ap, msg); | |
147 | fprintf(stderr, "qxl-%d: guest bug: ", qxl->id); | |
148 | vfprintf(stderr, msg, ap); | |
149 | fprintf(stderr, "\n"); | |
150 | va_end(ap); | |
2bce0400 GH |
151 | } |
152 | } | |
153 | ||
aee32bf3 GH |
154 | |
155 | void qxl_spice_update_area(PCIQXLDevice *qxl, uint32_t surface_id, | |
156 | struct QXLRect *area, struct QXLRect *dirty_rects, | |
157 | uint32_t num_dirty_rects, | |
5ff4e36c | 158 | uint32_t clear_dirty_region, |
2e1a98c9 | 159 | qxl_async_io async, struct QXLCookie *cookie) |
aee32bf3 | 160 | { |
c480bb7d AL |
161 | trace_qxl_spice_update_area(qxl->id, surface_id, area->left, area->right, |
162 | area->top, area->bottom); | |
163 | trace_qxl_spice_update_area_rest(qxl->id, num_dirty_rects, | |
164 | clear_dirty_region); | |
5ff4e36c AL |
165 | if (async == QXL_SYNC) { |
166 | qxl->ssd.worker->update_area(qxl->ssd.worker, surface_id, area, | |
167 | dirty_rects, num_dirty_rects, clear_dirty_region); | |
168 | } else { | |
2e1a98c9 | 169 | assert(cookie != NULL); |
5ff4e36c | 170 | spice_qxl_update_area_async(&qxl->ssd.qxl, surface_id, area, |
5dba0d45 | 171 | clear_dirty_region, (uintptr_t)cookie); |
5ff4e36c | 172 | } |
aee32bf3 GH |
173 | } |
174 | ||
5ff4e36c AL |
175 | static void qxl_spice_destroy_surface_wait_complete(PCIQXLDevice *qxl, |
176 | uint32_t id) | |
aee32bf3 | 177 | { |
c480bb7d | 178 | trace_qxl_spice_destroy_surface_wait_complete(qxl->id, id); |
14898cf6 | 179 | qemu_mutex_lock(&qxl->track_lock); |
14898cf6 GH |
180 | qxl->guest_surfaces.cmds[id] = 0; |
181 | qxl->guest_surfaces.count--; | |
182 | qemu_mutex_unlock(&qxl->track_lock); | |
aee32bf3 GH |
183 | } |
184 | ||
5ff4e36c AL |
185 | static void qxl_spice_destroy_surface_wait(PCIQXLDevice *qxl, uint32_t id, |
186 | qxl_async_io async) | |
187 | { | |
2e1a98c9 AL |
188 | QXLCookie *cookie; |
189 | ||
c480bb7d | 190 | trace_qxl_spice_destroy_surface_wait(qxl->id, id, async); |
5ff4e36c | 191 | if (async) { |
2e1a98c9 AL |
192 | cookie = qxl_cookie_new(QXL_COOKIE_TYPE_IO, |
193 | QXL_IO_DESTROY_SURFACE_ASYNC); | |
194 | cookie->u.surface_id = id; | |
5dba0d45 | 195 | spice_qxl_destroy_surface_async(&qxl->ssd.qxl, id, (uintptr_t)cookie); |
5ff4e36c AL |
196 | } else { |
197 | qxl->ssd.worker->destroy_surface_wait(qxl->ssd.worker, id); | |
5ff4e36c AL |
198 | } |
199 | } | |
200 | ||
3e16b9c5 AL |
201 | static void qxl_spice_flush_surfaces_async(PCIQXLDevice *qxl) |
202 | { | |
c480bb7d AL |
203 | trace_qxl_spice_flush_surfaces_async(qxl->id, qxl->guest_surfaces.count, |
204 | qxl->num_free_res); | |
2e1a98c9 | 205 | spice_qxl_flush_surfaces_async(&qxl->ssd.qxl, |
5dba0d45 PM |
206 | (uintptr_t)qxl_cookie_new(QXL_COOKIE_TYPE_IO, |
207 | QXL_IO_FLUSH_SURFACES_ASYNC)); | |
3e16b9c5 | 208 | } |
3e16b9c5 | 209 | |
aee32bf3 GH |
210 | void qxl_spice_loadvm_commands(PCIQXLDevice *qxl, struct QXLCommandExt *ext, |
211 | uint32_t count) | |
212 | { | |
c480bb7d | 213 | trace_qxl_spice_loadvm_commands(qxl->id, ext, count); |
aee32bf3 GH |
214 | qxl->ssd.worker->loadvm_commands(qxl->ssd.worker, ext, count); |
215 | } | |
216 | ||
217 | void qxl_spice_oom(PCIQXLDevice *qxl) | |
218 | { | |
c480bb7d | 219 | trace_qxl_spice_oom(qxl->id); |
aee32bf3 GH |
220 | qxl->ssd.worker->oom(qxl->ssd.worker); |
221 | } | |
222 | ||
223 | void qxl_spice_reset_memslots(PCIQXLDevice *qxl) | |
224 | { | |
c480bb7d | 225 | trace_qxl_spice_reset_memslots(qxl->id); |
aee32bf3 GH |
226 | qxl->ssd.worker->reset_memslots(qxl->ssd.worker); |
227 | } | |
228 | ||
5ff4e36c | 229 | static void qxl_spice_destroy_surfaces_complete(PCIQXLDevice *qxl) |
aee32bf3 | 230 | { |
c480bb7d | 231 | trace_qxl_spice_destroy_surfaces_complete(qxl->id); |
14898cf6 | 232 | qemu_mutex_lock(&qxl->track_lock); |
14898cf6 GH |
233 | memset(&qxl->guest_surfaces.cmds, 0, sizeof(qxl->guest_surfaces.cmds)); |
234 | qxl->guest_surfaces.count = 0; | |
235 | qemu_mutex_unlock(&qxl->track_lock); | |
aee32bf3 GH |
236 | } |
237 | ||
5ff4e36c AL |
238 | static void qxl_spice_destroy_surfaces(PCIQXLDevice *qxl, qxl_async_io async) |
239 | { | |
c480bb7d | 240 | trace_qxl_spice_destroy_surfaces(qxl->id, async); |
5ff4e36c | 241 | if (async) { |
2e1a98c9 | 242 | spice_qxl_destroy_surfaces_async(&qxl->ssd.qxl, |
5dba0d45 PM |
243 | (uintptr_t)qxl_cookie_new(QXL_COOKIE_TYPE_IO, |
244 | QXL_IO_DESTROY_ALL_SURFACES_ASYNC)); | |
5ff4e36c AL |
245 | } else { |
246 | qxl->ssd.worker->destroy_surfaces(qxl->ssd.worker); | |
247 | qxl_spice_destroy_surfaces_complete(qxl); | |
248 | } | |
249 | } | |
250 | ||
aee32bf3 GH |
251 | void qxl_spice_reset_image_cache(PCIQXLDevice *qxl) |
252 | { | |
c480bb7d | 253 | trace_qxl_spice_reset_image_cache(qxl->id); |
aee32bf3 GH |
254 | qxl->ssd.worker->reset_image_cache(qxl->ssd.worker); |
255 | } | |
256 | ||
257 | void qxl_spice_reset_cursor(PCIQXLDevice *qxl) | |
258 | { | |
c480bb7d | 259 | trace_qxl_spice_reset_cursor(qxl->id); |
aee32bf3 | 260 | qxl->ssd.worker->reset_cursor(qxl->ssd.worker); |
30f6da66 YH |
261 | qemu_mutex_lock(&qxl->track_lock); |
262 | qxl->guest_cursor = 0; | |
263 | qemu_mutex_unlock(&qxl->track_lock); | |
aee32bf3 GH |
264 | } |
265 | ||
266 | ||
a19cbfb3 GH |
267 | static inline uint32_t msb_mask(uint32_t val) |
268 | { | |
269 | uint32_t mask; | |
270 | ||
271 | do { | |
272 | mask = ~(val - 1) & val; | |
273 | val &= ~mask; | |
274 | } while (mask < val); | |
275 | ||
276 | return mask; | |
277 | } | |
278 | ||
279 | static ram_addr_t qxl_rom_size(void) | |
280 | { | |
281 | uint32_t rom_size = sizeof(QXLRom) + sizeof(QXLModes) + sizeof(qxl_modes); | |
282 | rom_size = MAX(rom_size, TARGET_PAGE_SIZE); | |
283 | rom_size = msb_mask(rom_size * 2 - 1); | |
284 | return rom_size; | |
285 | } | |
286 | ||
287 | static void init_qxl_rom(PCIQXLDevice *d) | |
288 | { | |
b1950430 | 289 | QXLRom *rom = memory_region_get_ram_ptr(&d->rom_bar); |
a19cbfb3 GH |
290 | QXLModes *modes = (QXLModes *)(rom + 1); |
291 | uint32_t ram_header_size; | |
292 | uint32_t surface0_area_size; | |
293 | uint32_t num_pages; | |
294 | uint32_t fb, maxfb = 0; | |
295 | int i; | |
296 | ||
297 | memset(rom, 0, d->rom_size); | |
298 | ||
299 | rom->magic = cpu_to_le32(QXL_ROM_MAGIC); | |
300 | rom->id = cpu_to_le32(d->id); | |
301 | rom->log_level = cpu_to_le32(d->guestdebug); | |
302 | rom->modes_offset = cpu_to_le32(sizeof(QXLRom)); | |
303 | ||
304 | rom->slot_gen_bits = MEMSLOT_GENERATION_BITS; | |
305 | rom->slot_id_bits = MEMSLOT_SLOT_BITS; | |
306 | rom->slots_start = 1; | |
307 | rom->slots_end = NUM_MEMSLOTS - 1; | |
308 | rom->n_surfaces = cpu_to_le32(NUM_SURFACES); | |
309 | ||
310 | modes->n_modes = cpu_to_le32(ARRAY_SIZE(qxl_modes)); | |
311 | for (i = 0; i < modes->n_modes; i++) { | |
312 | fb = qxl_modes[i].y_res * qxl_modes[i].stride; | |
313 | if (maxfb < fb) { | |
314 | maxfb = fb; | |
315 | } | |
316 | modes->modes[i].id = cpu_to_le32(i); | |
317 | modes->modes[i].x_res = cpu_to_le32(qxl_modes[i].x_res); | |
318 | modes->modes[i].y_res = cpu_to_le32(qxl_modes[i].y_res); | |
319 | modes->modes[i].bits = cpu_to_le32(qxl_modes[i].bits); | |
320 | modes->modes[i].stride = cpu_to_le32(qxl_modes[i].stride); | |
321 | modes->modes[i].x_mili = cpu_to_le32(qxl_modes[i].x_mili); | |
322 | modes->modes[i].y_mili = cpu_to_le32(qxl_modes[i].y_mili); | |
323 | modes->modes[i].orientation = cpu_to_le32(qxl_modes[i].orientation); | |
324 | } | |
325 | if (maxfb < VGA_RAM_SIZE && d->id == 0) | |
326 | maxfb = VGA_RAM_SIZE; | |
327 | ||
328 | ram_header_size = ALIGN(sizeof(QXLRam), 4096); | |
329 | surface0_area_size = ALIGN(maxfb, 4096); | |
330 | num_pages = d->vga.vram_size; | |
331 | num_pages -= ram_header_size; | |
332 | num_pages -= surface0_area_size; | |
333 | num_pages = num_pages / TARGET_PAGE_SIZE; | |
334 | ||
335 | rom->draw_area_offset = cpu_to_le32(0); | |
336 | rom->surface0_area_size = cpu_to_le32(surface0_area_size); | |
337 | rom->pages_offset = cpu_to_le32(surface0_area_size); | |
338 | rom->num_pages = cpu_to_le32(num_pages); | |
339 | rom->ram_header_offset = cpu_to_le32(d->vga.vram_size - ram_header_size); | |
340 | ||
341 | d->shadow_rom = *rom; | |
342 | d->rom = rom; | |
343 | d->modes = modes; | |
344 | } | |
345 | ||
346 | static void init_qxl_ram(PCIQXLDevice *d) | |
347 | { | |
348 | uint8_t *buf; | |
349 | uint64_t *item; | |
350 | ||
351 | buf = d->vga.vram_ptr; | |
352 | d->ram = (QXLRam *)(buf + le32_to_cpu(d->shadow_rom.ram_header_offset)); | |
353 | d->ram->magic = cpu_to_le32(QXL_RAM_MAGIC); | |
354 | d->ram->int_pending = cpu_to_le32(0); | |
355 | d->ram->int_mask = cpu_to_le32(0); | |
9f0f352d | 356 | d->ram->update_surface = 0; |
a19cbfb3 GH |
357 | SPICE_RING_INIT(&d->ram->cmd_ring); |
358 | SPICE_RING_INIT(&d->ram->cursor_ring); | |
359 | SPICE_RING_INIT(&d->ram->release_ring); | |
0b81c478 AL |
360 | SPICE_RING_PROD_ITEM(d, &d->ram->release_ring, item); |
361 | assert(item); | |
a19cbfb3 GH |
362 | *item = 0; |
363 | qxl_ring_set_dirty(d); | |
364 | } | |
365 | ||
366 | /* can be called from spice server thread context */ | |
b1950430 | 367 | static void qxl_set_dirty(MemoryRegion *mr, ram_addr_t addr, ram_addr_t end) |
a19cbfb3 | 368 | { |
fd4aa979 | 369 | memory_region_set_dirty(mr, addr, end - addr); |
a19cbfb3 GH |
370 | } |
371 | ||
372 | static void qxl_rom_set_dirty(PCIQXLDevice *qxl) | |
373 | { | |
b1950430 | 374 | qxl_set_dirty(&qxl->rom_bar, 0, qxl->rom_size); |
a19cbfb3 GH |
375 | } |
376 | ||
377 | /* called from spice server thread context only */ | |
378 | static void qxl_ram_set_dirty(PCIQXLDevice *qxl, void *ptr) | |
379 | { | |
a19cbfb3 GH |
380 | void *base = qxl->vga.vram_ptr; |
381 | intptr_t offset; | |
382 | ||
383 | offset = ptr - base; | |
384 | offset &= ~(TARGET_PAGE_SIZE-1); | |
385 | assert(offset < qxl->vga.vram_size); | |
b1950430 | 386 | qxl_set_dirty(&qxl->vga.vram, offset, offset + TARGET_PAGE_SIZE); |
a19cbfb3 GH |
387 | } |
388 | ||
389 | /* can be called from spice server thread context */ | |
390 | static void qxl_ring_set_dirty(PCIQXLDevice *qxl) | |
391 | { | |
b1950430 AK |
392 | ram_addr_t addr = qxl->shadow_rom.ram_header_offset; |
393 | ram_addr_t end = qxl->vga.vram_size; | |
394 | qxl_set_dirty(&qxl->vga.vram, addr, end); | |
a19cbfb3 GH |
395 | } |
396 | ||
397 | /* | |
398 | * keep track of some command state, for savevm/loadvm. | |
399 | * called from spice server thread context only | |
400 | */ | |
fae2afb1 | 401 | static int qxl_track_command(PCIQXLDevice *qxl, struct QXLCommandExt *ext) |
a19cbfb3 GH |
402 | { |
403 | switch (le32_to_cpu(ext->cmd.type)) { | |
404 | case QXL_CMD_SURFACE: | |
405 | { | |
406 | QXLSurfaceCmd *cmd = qxl_phys2virt(qxl, ext->cmd.data, ext->group_id); | |
fae2afb1 AL |
407 | |
408 | if (!cmd) { | |
409 | return 1; | |
410 | } | |
a19cbfb3 | 411 | uint32_t id = le32_to_cpu(cmd->surface_id); |
47eddfbf AL |
412 | |
413 | if (id >= NUM_SURFACES) { | |
414 | qxl_guest_bug(qxl, "QXL_CMD_SURFACE id %d >= %d", id, NUM_SURFACES); | |
415 | return 1; | |
416 | } | |
14898cf6 | 417 | qemu_mutex_lock(&qxl->track_lock); |
a19cbfb3 GH |
418 | if (cmd->type == QXL_SURFACE_CMD_CREATE) { |
419 | qxl->guest_surfaces.cmds[id] = ext->cmd.data; | |
420 | qxl->guest_surfaces.count++; | |
421 | if (qxl->guest_surfaces.max < qxl->guest_surfaces.count) | |
422 | qxl->guest_surfaces.max = qxl->guest_surfaces.count; | |
423 | } | |
424 | if (cmd->type == QXL_SURFACE_CMD_DESTROY) { | |
425 | qxl->guest_surfaces.cmds[id] = 0; | |
426 | qxl->guest_surfaces.count--; | |
427 | } | |
14898cf6 | 428 | qemu_mutex_unlock(&qxl->track_lock); |
a19cbfb3 GH |
429 | break; |
430 | } | |
431 | case QXL_CMD_CURSOR: | |
432 | { | |
433 | QXLCursorCmd *cmd = qxl_phys2virt(qxl, ext->cmd.data, ext->group_id); | |
fae2afb1 AL |
434 | |
435 | if (!cmd) { | |
436 | return 1; | |
437 | } | |
a19cbfb3 | 438 | if (cmd->type == QXL_CURSOR_SET) { |
30f6da66 | 439 | qemu_mutex_lock(&qxl->track_lock); |
a19cbfb3 | 440 | qxl->guest_cursor = ext->cmd.data; |
30f6da66 | 441 | qemu_mutex_unlock(&qxl->track_lock); |
a19cbfb3 GH |
442 | } |
443 | break; | |
444 | } | |
445 | } | |
fae2afb1 | 446 | return 0; |
a19cbfb3 GH |
447 | } |
448 | ||
449 | /* spice display interface callbacks */ | |
450 | ||
451 | static void interface_attach_worker(QXLInstance *sin, QXLWorker *qxl_worker) | |
452 | { | |
453 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
454 | ||
c480bb7d | 455 | trace_qxl_interface_attach_worker(qxl->id); |
a19cbfb3 GH |
456 | qxl->ssd.worker = qxl_worker; |
457 | } | |
458 | ||
459 | static void interface_set_compression_level(QXLInstance *sin, int level) | |
460 | { | |
461 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
462 | ||
c480bb7d | 463 | trace_qxl_interface_set_compression_level(qxl->id, level); |
a19cbfb3 GH |
464 | qxl->shadow_rom.compression_level = cpu_to_le32(level); |
465 | qxl->rom->compression_level = cpu_to_le32(level); | |
466 | qxl_rom_set_dirty(qxl); | |
467 | } | |
468 | ||
469 | static void interface_set_mm_time(QXLInstance *sin, uint32_t mm_time) | |
470 | { | |
471 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
472 | ||
c480bb7d | 473 | trace_qxl_interface_set_mm_time(qxl->id, mm_time); |
a19cbfb3 GH |
474 | qxl->shadow_rom.mm_clock = cpu_to_le32(mm_time); |
475 | qxl->rom->mm_clock = cpu_to_le32(mm_time); | |
476 | qxl_rom_set_dirty(qxl); | |
477 | } | |
478 | ||
479 | static void interface_get_init_info(QXLInstance *sin, QXLDevInitInfo *info) | |
480 | { | |
481 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
482 | ||
c480bb7d | 483 | trace_qxl_interface_get_init_info(qxl->id); |
a19cbfb3 GH |
484 | info->memslot_gen_bits = MEMSLOT_GENERATION_BITS; |
485 | info->memslot_id_bits = MEMSLOT_SLOT_BITS; | |
486 | info->num_memslots = NUM_MEMSLOTS; | |
487 | info->num_memslots_groups = NUM_MEMSLOTS_GROUPS; | |
488 | info->internal_groupslot_id = 0; | |
489 | info->qxl_ram_size = le32_to_cpu(qxl->shadow_rom.num_pages) << TARGET_PAGE_BITS; | |
490 | info->n_surfaces = NUM_SURFACES; | |
491 | } | |
492 | ||
5b77870c AL |
493 | static const char *qxl_mode_to_string(int mode) |
494 | { | |
495 | switch (mode) { | |
496 | case QXL_MODE_COMPAT: | |
497 | return "compat"; | |
498 | case QXL_MODE_NATIVE: | |
499 | return "native"; | |
500 | case QXL_MODE_UNDEFINED: | |
501 | return "undefined"; | |
502 | case QXL_MODE_VGA: | |
503 | return "vga"; | |
504 | } | |
505 | return "INVALID"; | |
506 | } | |
507 | ||
8b92e298 AL |
508 | static const char *io_port_to_string(uint32_t io_port) |
509 | { | |
510 | if (io_port >= QXL_IO_RANGE_SIZE) { | |
511 | return "out of range"; | |
512 | } | |
513 | static const char *io_port_to_string[QXL_IO_RANGE_SIZE + 1] = { | |
514 | [QXL_IO_NOTIFY_CMD] = "QXL_IO_NOTIFY_CMD", | |
515 | [QXL_IO_NOTIFY_CURSOR] = "QXL_IO_NOTIFY_CURSOR", | |
516 | [QXL_IO_UPDATE_AREA] = "QXL_IO_UPDATE_AREA", | |
517 | [QXL_IO_UPDATE_IRQ] = "QXL_IO_UPDATE_IRQ", | |
518 | [QXL_IO_NOTIFY_OOM] = "QXL_IO_NOTIFY_OOM", | |
519 | [QXL_IO_RESET] = "QXL_IO_RESET", | |
520 | [QXL_IO_SET_MODE] = "QXL_IO_SET_MODE", | |
521 | [QXL_IO_LOG] = "QXL_IO_LOG", | |
522 | [QXL_IO_MEMSLOT_ADD] = "QXL_IO_MEMSLOT_ADD", | |
523 | [QXL_IO_MEMSLOT_DEL] = "QXL_IO_MEMSLOT_DEL", | |
524 | [QXL_IO_DETACH_PRIMARY] = "QXL_IO_DETACH_PRIMARY", | |
525 | [QXL_IO_ATTACH_PRIMARY] = "QXL_IO_ATTACH_PRIMARY", | |
526 | [QXL_IO_CREATE_PRIMARY] = "QXL_IO_CREATE_PRIMARY", | |
527 | [QXL_IO_DESTROY_PRIMARY] = "QXL_IO_DESTROY_PRIMARY", | |
528 | [QXL_IO_DESTROY_SURFACE_WAIT] = "QXL_IO_DESTROY_SURFACE_WAIT", | |
529 | [QXL_IO_DESTROY_ALL_SURFACES] = "QXL_IO_DESTROY_ALL_SURFACES", | |
8b92e298 AL |
530 | [QXL_IO_UPDATE_AREA_ASYNC] = "QXL_IO_UPDATE_AREA_ASYNC", |
531 | [QXL_IO_MEMSLOT_ADD_ASYNC] = "QXL_IO_MEMSLOT_ADD_ASYNC", | |
532 | [QXL_IO_CREATE_PRIMARY_ASYNC] = "QXL_IO_CREATE_PRIMARY_ASYNC", | |
533 | [QXL_IO_DESTROY_PRIMARY_ASYNC] = "QXL_IO_DESTROY_PRIMARY_ASYNC", | |
534 | [QXL_IO_DESTROY_SURFACE_ASYNC] = "QXL_IO_DESTROY_SURFACE_ASYNC", | |
535 | [QXL_IO_DESTROY_ALL_SURFACES_ASYNC] | |
536 | = "QXL_IO_DESTROY_ALL_SURFACES_ASYNC", | |
537 | [QXL_IO_FLUSH_SURFACES_ASYNC] = "QXL_IO_FLUSH_SURFACES_ASYNC", | |
538 | [QXL_IO_FLUSH_RELEASE] = "QXL_IO_FLUSH_RELEASE", | |
8b92e298 AL |
539 | }; |
540 | return io_port_to_string[io_port]; | |
541 | } | |
542 | ||
a19cbfb3 GH |
543 | /* called from spice server thread context only */ |
544 | static int interface_get_command(QXLInstance *sin, struct QXLCommandExt *ext) | |
545 | { | |
546 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
547 | SimpleSpiceUpdate *update; | |
548 | QXLCommandRing *ring; | |
549 | QXLCommand *cmd; | |
e0c64d08 | 550 | int notify, ret; |
a19cbfb3 | 551 | |
c480bb7d AL |
552 | trace_qxl_ring_command_check(qxl->id, qxl_mode_to_string(qxl->mode)); |
553 | ||
a19cbfb3 GH |
554 | switch (qxl->mode) { |
555 | case QXL_MODE_VGA: | |
e0c64d08 GH |
556 | ret = false; |
557 | qemu_mutex_lock(&qxl->ssd.lock); | |
558 | if (qxl->ssd.update != NULL) { | |
559 | update = qxl->ssd.update; | |
560 | qxl->ssd.update = NULL; | |
561 | *ext = update->ext; | |
562 | ret = true; | |
a19cbfb3 | 563 | } |
e0c64d08 | 564 | qemu_mutex_unlock(&qxl->ssd.lock); |
212496c9 | 565 | if (ret) { |
c480bb7d | 566 | trace_qxl_ring_command_get(qxl->id, qxl_mode_to_string(qxl->mode)); |
212496c9 AL |
567 | qxl_log_command(qxl, "vga", ext); |
568 | } | |
e0c64d08 | 569 | return ret; |
a19cbfb3 GH |
570 | case QXL_MODE_COMPAT: |
571 | case QXL_MODE_NATIVE: | |
572 | case QXL_MODE_UNDEFINED: | |
a19cbfb3 GH |
573 | ring = &qxl->ram->cmd_ring; |
574 | if (SPICE_RING_IS_EMPTY(ring)) { | |
575 | return false; | |
576 | } | |
0b81c478 AL |
577 | SPICE_RING_CONS_ITEM(qxl, ring, cmd); |
578 | if (!cmd) { | |
579 | return false; | |
580 | } | |
a19cbfb3 GH |
581 | ext->cmd = *cmd; |
582 | ext->group_id = MEMSLOT_GROUP_GUEST; | |
583 | ext->flags = qxl->cmdflags; | |
584 | SPICE_RING_POP(ring, notify); | |
585 | qxl_ring_set_dirty(qxl); | |
586 | if (notify) { | |
587 | qxl_send_events(qxl, QXL_INTERRUPT_DISPLAY); | |
588 | } | |
589 | qxl->guest_primary.commands++; | |
590 | qxl_track_command(qxl, ext); | |
591 | qxl_log_command(qxl, "cmd", ext); | |
0b81c478 | 592 | trace_qxl_ring_command_get(qxl->id, qxl_mode_to_string(qxl->mode)); |
a19cbfb3 GH |
593 | return true; |
594 | default: | |
595 | return false; | |
596 | } | |
597 | } | |
598 | ||
599 | /* called from spice server thread context only */ | |
600 | static int interface_req_cmd_notification(QXLInstance *sin) | |
601 | { | |
602 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
603 | int wait = 1; | |
604 | ||
c480bb7d | 605 | trace_qxl_ring_command_req_notification(qxl->id); |
a19cbfb3 GH |
606 | switch (qxl->mode) { |
607 | case QXL_MODE_COMPAT: | |
608 | case QXL_MODE_NATIVE: | |
609 | case QXL_MODE_UNDEFINED: | |
610 | SPICE_RING_CONS_WAIT(&qxl->ram->cmd_ring, wait); | |
611 | qxl_ring_set_dirty(qxl); | |
612 | break; | |
613 | default: | |
614 | /* nothing */ | |
615 | break; | |
616 | } | |
617 | return wait; | |
618 | } | |
619 | ||
620 | /* called from spice server thread context only */ | |
621 | static inline void qxl_push_free_res(PCIQXLDevice *d, int flush) | |
622 | { | |
623 | QXLReleaseRing *ring = &d->ram->release_ring; | |
624 | uint64_t *item; | |
625 | int notify; | |
626 | ||
627 | #define QXL_FREE_BUNCH_SIZE 32 | |
628 | ||
629 | if (ring->prod - ring->cons + 1 == ring->num_items) { | |
630 | /* ring full -- can't push */ | |
631 | return; | |
632 | } | |
633 | if (!flush && d->oom_running) { | |
634 | /* collect everything from oom handler before pushing */ | |
635 | return; | |
636 | } | |
637 | if (!flush && d->num_free_res < QXL_FREE_BUNCH_SIZE) { | |
638 | /* collect a bit more before pushing */ | |
639 | return; | |
640 | } | |
641 | ||
642 | SPICE_RING_PUSH(ring, notify); | |
c480bb7d AL |
643 | trace_qxl_ring_res_push(d->id, qxl_mode_to_string(d->mode), |
644 | d->guest_surfaces.count, d->num_free_res, | |
645 | d->last_release, notify ? "yes" : "no"); | |
646 | trace_qxl_ring_res_push_rest(d->id, ring->prod - ring->cons, | |
647 | ring->num_items, ring->prod, ring->cons); | |
a19cbfb3 GH |
648 | if (notify) { |
649 | qxl_send_events(d, QXL_INTERRUPT_DISPLAY); | |
650 | } | |
0b81c478 AL |
651 | SPICE_RING_PROD_ITEM(d, ring, item); |
652 | if (!item) { | |
653 | return; | |
654 | } | |
a19cbfb3 GH |
655 | *item = 0; |
656 | d->num_free_res = 0; | |
657 | d->last_release = NULL; | |
658 | qxl_ring_set_dirty(d); | |
659 | } | |
660 | ||
661 | /* called from spice server thread context only */ | |
662 | static void interface_release_resource(QXLInstance *sin, | |
663 | struct QXLReleaseInfoExt ext) | |
664 | { | |
665 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
666 | QXLReleaseRing *ring; | |
667 | uint64_t *item, id; | |
668 | ||
669 | if (ext.group_id == MEMSLOT_GROUP_HOST) { | |
670 | /* host group -> vga mode update request */ | |
f4a8a424 | 671 | qemu_spice_destroy_update(&qxl->ssd, (void *)(intptr_t)ext.info->id); |
a19cbfb3 GH |
672 | return; |
673 | } | |
674 | ||
675 | /* | |
676 | * ext->info points into guest-visible memory | |
677 | * pci bar 0, $command.release_info | |
678 | */ | |
679 | ring = &qxl->ram->release_ring; | |
0b81c478 AL |
680 | SPICE_RING_PROD_ITEM(qxl, ring, item); |
681 | if (!item) { | |
682 | return; | |
683 | } | |
a19cbfb3 GH |
684 | if (*item == 0) { |
685 | /* stick head into the ring */ | |
686 | id = ext.info->id; | |
687 | ext.info->next = 0; | |
688 | qxl_ram_set_dirty(qxl, &ext.info->next); | |
689 | *item = id; | |
690 | qxl_ring_set_dirty(qxl); | |
691 | } else { | |
692 | /* append item to the list */ | |
693 | qxl->last_release->next = ext.info->id; | |
694 | qxl_ram_set_dirty(qxl, &qxl->last_release->next); | |
695 | ext.info->next = 0; | |
696 | qxl_ram_set_dirty(qxl, &ext.info->next); | |
697 | } | |
698 | qxl->last_release = ext.info; | |
699 | qxl->num_free_res++; | |
c480bb7d | 700 | trace_qxl_ring_res_put(qxl->id, qxl->num_free_res); |
a19cbfb3 GH |
701 | qxl_push_free_res(qxl, 0); |
702 | } | |
703 | ||
704 | /* called from spice server thread context only */ | |
705 | static int interface_get_cursor_command(QXLInstance *sin, struct QXLCommandExt *ext) | |
706 | { | |
707 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
708 | QXLCursorRing *ring; | |
709 | QXLCommand *cmd; | |
710 | int notify; | |
711 | ||
c480bb7d AL |
712 | trace_qxl_ring_cursor_check(qxl->id, qxl_mode_to_string(qxl->mode)); |
713 | ||
a19cbfb3 GH |
714 | switch (qxl->mode) { |
715 | case QXL_MODE_COMPAT: | |
716 | case QXL_MODE_NATIVE: | |
717 | case QXL_MODE_UNDEFINED: | |
718 | ring = &qxl->ram->cursor_ring; | |
719 | if (SPICE_RING_IS_EMPTY(ring)) { | |
720 | return false; | |
721 | } | |
0b81c478 AL |
722 | SPICE_RING_CONS_ITEM(qxl, ring, cmd); |
723 | if (!cmd) { | |
724 | return false; | |
725 | } | |
a19cbfb3 GH |
726 | ext->cmd = *cmd; |
727 | ext->group_id = MEMSLOT_GROUP_GUEST; | |
728 | ext->flags = qxl->cmdflags; | |
729 | SPICE_RING_POP(ring, notify); | |
730 | qxl_ring_set_dirty(qxl); | |
731 | if (notify) { | |
732 | qxl_send_events(qxl, QXL_INTERRUPT_CURSOR); | |
733 | } | |
734 | qxl->guest_primary.commands++; | |
735 | qxl_track_command(qxl, ext); | |
736 | qxl_log_command(qxl, "csr", ext); | |
737 | if (qxl->id == 0) { | |
738 | qxl_render_cursor(qxl, ext); | |
739 | } | |
c480bb7d | 740 | trace_qxl_ring_cursor_get(qxl->id, qxl_mode_to_string(qxl->mode)); |
a19cbfb3 GH |
741 | return true; |
742 | default: | |
743 | return false; | |
744 | } | |
745 | } | |
746 | ||
747 | /* called from spice server thread context only */ | |
748 | static int interface_req_cursor_notification(QXLInstance *sin) | |
749 | { | |
750 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
751 | int wait = 1; | |
752 | ||
c480bb7d | 753 | trace_qxl_ring_cursor_req_notification(qxl->id); |
a19cbfb3 GH |
754 | switch (qxl->mode) { |
755 | case QXL_MODE_COMPAT: | |
756 | case QXL_MODE_NATIVE: | |
757 | case QXL_MODE_UNDEFINED: | |
758 | SPICE_RING_CONS_WAIT(&qxl->ram->cursor_ring, wait); | |
759 | qxl_ring_set_dirty(qxl); | |
760 | break; | |
761 | default: | |
762 | /* nothing */ | |
763 | break; | |
764 | } | |
765 | return wait; | |
766 | } | |
767 | ||
768 | /* called from spice server thread context */ | |
769 | static void interface_notify_update(QXLInstance *sin, uint32_t update_id) | |
770 | { | |
baeae407 AL |
771 | /* |
772 | * Called by spice-server as a result of a QXL_CMD_UPDATE which is not in | |
773 | * use by xf86-video-qxl and is defined out in the qxl windows driver. | |
774 | * Probably was at some earlier version that is prior to git start (2009), | |
775 | * and is still guest trigerrable. | |
776 | */ | |
777 | fprintf(stderr, "%s: deprecated\n", __func__); | |
a19cbfb3 GH |
778 | } |
779 | ||
780 | /* called from spice server thread context only */ | |
781 | static int interface_flush_resources(QXLInstance *sin) | |
782 | { | |
783 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
784 | int ret; | |
785 | ||
a19cbfb3 GH |
786 | ret = qxl->num_free_res; |
787 | if (ret) { | |
788 | qxl_push_free_res(qxl, 1); | |
789 | } | |
790 | return ret; | |
791 | } | |
792 | ||
5ff4e36c AL |
793 | static void qxl_create_guest_primary_complete(PCIQXLDevice *d); |
794 | ||
5ff4e36c | 795 | /* called from spice server thread context only */ |
2e1a98c9 | 796 | static void interface_async_complete_io(PCIQXLDevice *qxl, QXLCookie *cookie) |
5ff4e36c | 797 | { |
5ff4e36c AL |
798 | uint32_t current_async; |
799 | ||
800 | qemu_mutex_lock(&qxl->async_lock); | |
801 | current_async = qxl->current_async; | |
802 | qxl->current_async = QXL_UNDEFINED_IO; | |
803 | qemu_mutex_unlock(&qxl->async_lock); | |
804 | ||
c480bb7d | 805 | trace_qxl_interface_async_complete_io(qxl->id, current_async, cookie); |
2e1a98c9 AL |
806 | if (!cookie) { |
807 | fprintf(stderr, "qxl: %s: error, cookie is NULL\n", __func__); | |
808 | return; | |
809 | } | |
810 | if (cookie && current_async != cookie->io) { | |
811 | fprintf(stderr, | |
2fce7edf AL |
812 | "qxl: %s: error: current_async = %d != %" |
813 | PRId64 " = cookie->io\n", __func__, current_async, cookie->io); | |
2e1a98c9 | 814 | } |
5ff4e36c | 815 | switch (current_async) { |
81fb6f15 AL |
816 | case QXL_IO_MEMSLOT_ADD_ASYNC: |
817 | case QXL_IO_DESTROY_PRIMARY_ASYNC: | |
818 | case QXL_IO_UPDATE_AREA_ASYNC: | |
819 | case QXL_IO_FLUSH_SURFACES_ASYNC: | |
820 | break; | |
5ff4e36c AL |
821 | case QXL_IO_CREATE_PRIMARY_ASYNC: |
822 | qxl_create_guest_primary_complete(qxl); | |
823 | break; | |
824 | case QXL_IO_DESTROY_ALL_SURFACES_ASYNC: | |
825 | qxl_spice_destroy_surfaces_complete(qxl); | |
826 | break; | |
827 | case QXL_IO_DESTROY_SURFACE_ASYNC: | |
2e1a98c9 | 828 | qxl_spice_destroy_surface_wait_complete(qxl, cookie->u.surface_id); |
5ff4e36c | 829 | break; |
81fb6f15 AL |
830 | default: |
831 | fprintf(stderr, "qxl: %s: unexpected current_async %d\n", __func__, | |
832 | current_async); | |
5ff4e36c AL |
833 | } |
834 | qxl_send_events(qxl, QXL_INTERRUPT_IO_CMD); | |
835 | } | |
836 | ||
81fb6f15 AL |
837 | /* called from spice server thread context only */ |
838 | static void interface_update_area_complete(QXLInstance *sin, | |
839 | uint32_t surface_id, | |
840 | QXLRect *dirty, uint32_t num_updated_rects) | |
841 | { | |
842 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
843 | int i; | |
844 | int qxl_i; | |
845 | ||
846 | qemu_mutex_lock(&qxl->ssd.lock); | |
847 | if (surface_id != 0 || !qxl->render_update_cookie_num) { | |
848 | qemu_mutex_unlock(&qxl->ssd.lock); | |
849 | return; | |
850 | } | |
c480bb7d AL |
851 | trace_qxl_interface_update_area_complete(qxl->id, surface_id, dirty->left, |
852 | dirty->right, dirty->top, dirty->bottom); | |
853 | trace_qxl_interface_update_area_complete_rest(qxl->id, num_updated_rects); | |
81fb6f15 AL |
854 | if (qxl->num_dirty_rects + num_updated_rects > QXL_NUM_DIRTY_RECTS) { |
855 | /* | |
856 | * overflow - treat this as a full update. Not expected to be common. | |
857 | */ | |
c480bb7d AL |
858 | trace_qxl_interface_update_area_complete_overflow(qxl->id, |
859 | QXL_NUM_DIRTY_RECTS); | |
81fb6f15 AL |
860 | qxl->guest_primary.resized = 1; |
861 | } | |
862 | if (qxl->guest_primary.resized) { | |
863 | /* | |
864 | * Don't bother copying or scheduling the bh since we will flip | |
865 | * the whole area anyway on completion of the update_area async call | |
866 | */ | |
867 | qemu_mutex_unlock(&qxl->ssd.lock); | |
868 | return; | |
869 | } | |
870 | qxl_i = qxl->num_dirty_rects; | |
871 | for (i = 0; i < num_updated_rects; i++) { | |
872 | qxl->dirty[qxl_i++] = dirty[i]; | |
873 | } | |
874 | qxl->num_dirty_rects += num_updated_rects; | |
c480bb7d AL |
875 | trace_qxl_interface_update_area_complete_schedule_bh(qxl->id, |
876 | qxl->num_dirty_rects); | |
81fb6f15 AL |
877 | qemu_bh_schedule(qxl->update_area_bh); |
878 | qemu_mutex_unlock(&qxl->ssd.lock); | |
879 | } | |
880 | ||
2e1a98c9 AL |
881 | /* called from spice server thread context only */ |
882 | static void interface_async_complete(QXLInstance *sin, uint64_t cookie_token) | |
883 | { | |
884 | PCIQXLDevice *qxl = container_of(sin, PCIQXLDevice, ssd.qxl); | |
5dba0d45 | 885 | QXLCookie *cookie = (QXLCookie *)(uintptr_t)cookie_token; |
2e1a98c9 AL |
886 | |
887 | switch (cookie->type) { | |
888 | case QXL_COOKIE_TYPE_IO: | |
889 | interface_async_complete_io(qxl, cookie); | |
81fb6f15 AL |
890 | g_free(cookie); |
891 | break; | |
892 | case QXL_COOKIE_TYPE_RENDER_UPDATE_AREA: | |
893 | qxl_render_update_area_done(qxl, cookie); | |
2e1a98c9 AL |
894 | break; |
895 | default: | |
896 | fprintf(stderr, "qxl: %s: unexpected cookie type %d\n", | |
897 | __func__, cookie->type); | |
81fb6f15 | 898 | g_free(cookie); |
2e1a98c9 | 899 | } |
2e1a98c9 AL |
900 | } |
901 | ||
a19cbfb3 GH |
902 | static const QXLInterface qxl_interface = { |
903 | .base.type = SPICE_INTERFACE_QXL, | |
904 | .base.description = "qxl gpu", | |
905 | .base.major_version = SPICE_INTERFACE_QXL_MAJOR, | |
906 | .base.minor_version = SPICE_INTERFACE_QXL_MINOR, | |
907 | ||
908 | .attache_worker = interface_attach_worker, | |
909 | .set_compression_level = interface_set_compression_level, | |
910 | .set_mm_time = interface_set_mm_time, | |
911 | .get_init_info = interface_get_init_info, | |
912 | ||
913 | /* the callbacks below are called from spice server thread context */ | |
914 | .get_command = interface_get_command, | |
915 | .req_cmd_notification = interface_req_cmd_notification, | |
916 | .release_resource = interface_release_resource, | |
917 | .get_cursor_command = interface_get_cursor_command, | |
918 | .req_cursor_notification = interface_req_cursor_notification, | |
919 | .notify_update = interface_notify_update, | |
920 | .flush_resources = interface_flush_resources, | |
5ff4e36c | 921 | .async_complete = interface_async_complete, |
81fb6f15 | 922 | .update_area_complete = interface_update_area_complete, |
a19cbfb3 GH |
923 | }; |
924 | ||
925 | static void qxl_enter_vga_mode(PCIQXLDevice *d) | |
926 | { | |
927 | if (d->mode == QXL_MODE_VGA) { | |
928 | return; | |
929 | } | |
c480bb7d | 930 | trace_qxl_enter_vga_mode(d->id); |
a19cbfb3 GH |
931 | qemu_spice_create_host_primary(&d->ssd); |
932 | d->mode = QXL_MODE_VGA; | |
933 | memset(&d->ssd.dirty, 0, sizeof(d->ssd.dirty)); | |
934 | } | |
935 | ||
936 | static void qxl_exit_vga_mode(PCIQXLDevice *d) | |
937 | { | |
938 | if (d->mode != QXL_MODE_VGA) { | |
939 | return; | |
940 | } | |
c480bb7d | 941 | trace_qxl_exit_vga_mode(d->id); |
5ff4e36c | 942 | qxl_destroy_primary(d, QXL_SYNC); |
a19cbfb3 GH |
943 | } |
944 | ||
40010aea | 945 | static void qxl_update_irq(PCIQXLDevice *d) |
a19cbfb3 GH |
946 | { |
947 | uint32_t pending = le32_to_cpu(d->ram->int_pending); | |
948 | uint32_t mask = le32_to_cpu(d->ram->int_mask); | |
949 | int level = !!(pending & mask); | |
950 | qemu_set_irq(d->pci.irq[0], level); | |
951 | qxl_ring_set_dirty(d); | |
952 | } | |
953 | ||
a19cbfb3 GH |
954 | static void qxl_check_state(PCIQXLDevice *d) |
955 | { | |
956 | QXLRam *ram = d->ram; | |
957 | ||
be48e995 YH |
958 | assert(!d->ssd.running || SPICE_RING_IS_EMPTY(&ram->cmd_ring)); |
959 | assert(!d->ssd.running || SPICE_RING_IS_EMPTY(&ram->cursor_ring)); | |
a19cbfb3 GH |
960 | } |
961 | ||
962 | static void qxl_reset_state(PCIQXLDevice *d) | |
963 | { | |
a19cbfb3 GH |
964 | QXLRom *rom = d->rom; |
965 | ||
be48e995 | 966 | qxl_check_state(d); |
a19cbfb3 GH |
967 | d->shadow_rom.update_id = cpu_to_le32(0); |
968 | *rom = d->shadow_rom; | |
969 | qxl_rom_set_dirty(d); | |
970 | init_qxl_ram(d); | |
971 | d->num_free_res = 0; | |
972 | d->last_release = NULL; | |
973 | memset(&d->ssd.dirty, 0, sizeof(d->ssd.dirty)); | |
974 | } | |
975 | ||
976 | static void qxl_soft_reset(PCIQXLDevice *d) | |
977 | { | |
c480bb7d | 978 | trace_qxl_soft_reset(d->id); |
a19cbfb3 GH |
979 | qxl_check_state(d); |
980 | ||
981 | if (d->id == 0) { | |
982 | qxl_enter_vga_mode(d); | |
983 | } else { | |
984 | d->mode = QXL_MODE_UNDEFINED; | |
985 | } | |
986 | } | |
987 | ||
988 | static void qxl_hard_reset(PCIQXLDevice *d, int loadvm) | |
989 | { | |
c480bb7d | 990 | trace_qxl_hard_reset(d->id, loadvm); |
a19cbfb3 | 991 | |
aee32bf3 GH |
992 | qxl_spice_reset_cursor(d); |
993 | qxl_spice_reset_image_cache(d); | |
a19cbfb3 GH |
994 | qxl_reset_surfaces(d); |
995 | qxl_reset_memslots(d); | |
996 | ||
997 | /* pre loadvm reset must not touch QXLRam. This lives in | |
998 | * device memory, is migrated together with RAM and thus | |
999 | * already loaded at this point */ | |
1000 | if (!loadvm) { | |
1001 | qxl_reset_state(d); | |
1002 | } | |
1003 | qemu_spice_create_host_memslot(&d->ssd); | |
1004 | qxl_soft_reset(d); | |
a19cbfb3 GH |
1005 | } |
1006 | ||
1007 | static void qxl_reset_handler(DeviceState *dev) | |
1008 | { | |
1009 | PCIQXLDevice *d = DO_UPCAST(PCIQXLDevice, pci.qdev, dev); | |
c480bb7d | 1010 | |
a19cbfb3 GH |
1011 | qxl_hard_reset(d, 0); |
1012 | } | |
1013 | ||
1014 | static void qxl_vga_ioport_write(void *opaque, uint32_t addr, uint32_t val) | |
1015 | { | |
1016 | VGACommonState *vga = opaque; | |
1017 | PCIQXLDevice *qxl = container_of(vga, PCIQXLDevice, vga); | |
1018 | ||
c480bb7d | 1019 | trace_qxl_io_write_vga(qxl->id, qxl_mode_to_string(qxl->mode), addr, val); |
a19cbfb3 | 1020 | if (qxl->mode != QXL_MODE_VGA) { |
5ff4e36c | 1021 | qxl_destroy_primary(qxl, QXL_SYNC); |
a19cbfb3 GH |
1022 | qxl_soft_reset(qxl); |
1023 | } | |
1024 | vga_ioport_write(opaque, addr, val); | |
1025 | } | |
1026 | ||
f67ab77a GH |
1027 | static const MemoryRegionPortio qxl_vga_portio_list[] = { |
1028 | { 0x04, 2, 1, .read = vga_ioport_read, | |
1029 | .write = qxl_vga_ioport_write }, /* 3b4 */ | |
1030 | { 0x0a, 1, 1, .read = vga_ioport_read, | |
1031 | .write = qxl_vga_ioport_write }, /* 3ba */ | |
1032 | { 0x10, 16, 1, .read = vga_ioport_read, | |
1033 | .write = qxl_vga_ioport_write }, /* 3c0 */ | |
1034 | { 0x24, 2, 1, .read = vga_ioport_read, | |
1035 | .write = qxl_vga_ioport_write }, /* 3d4 */ | |
1036 | { 0x2a, 1, 1, .read = vga_ioport_read, | |
1037 | .write = qxl_vga_ioport_write }, /* 3da */ | |
1038 | PORTIO_END_OF_LIST(), | |
1039 | }; | |
1040 | ||
e954ea28 AL |
1041 | static int qxl_add_memslot(PCIQXLDevice *d, uint32_t slot_id, uint64_t delta, |
1042 | qxl_async_io async) | |
a19cbfb3 GH |
1043 | { |
1044 | static const int regions[] = { | |
1045 | QXL_RAM_RANGE_INDEX, | |
1046 | QXL_VRAM_RANGE_INDEX, | |
6f2b175a | 1047 | QXL_VRAM64_RANGE_INDEX, |
a19cbfb3 GH |
1048 | }; |
1049 | uint64_t guest_start; | |
1050 | uint64_t guest_end; | |
1051 | int pci_region; | |
1052 | pcibus_t pci_start; | |
1053 | pcibus_t pci_end; | |
1054 | intptr_t virt_start; | |
1055 | QXLDevMemSlot memslot; | |
1056 | int i; | |
1057 | ||
1058 | guest_start = le64_to_cpu(d->guest_slots[slot_id].slot.mem_start); | |
1059 | guest_end = le64_to_cpu(d->guest_slots[slot_id].slot.mem_end); | |
1060 | ||
c480bb7d | 1061 | trace_qxl_memslot_add_guest(d->id, slot_id, guest_start, guest_end); |
a19cbfb3 | 1062 | |
e954ea28 AL |
1063 | if (slot_id >= NUM_MEMSLOTS) { |
1064 | qxl_guest_bug(d, "%s: slot_id >= NUM_MEMSLOTS %d >= %d", __func__, | |
1065 | slot_id, NUM_MEMSLOTS); | |
1066 | return 1; | |
1067 | } | |
1068 | if (guest_start > guest_end) { | |
1069 | qxl_guest_bug(d, "%s: guest_start > guest_end 0x%" PRIx64 | |
1070 | " > 0x%" PRIx64, __func__, guest_start, guest_end); | |
1071 | return 1; | |
1072 | } | |
a19cbfb3 GH |
1073 | |
1074 | for (i = 0; i < ARRAY_SIZE(regions); i++) { | |
1075 | pci_region = regions[i]; | |
1076 | pci_start = d->pci.io_regions[pci_region].addr; | |
1077 | pci_end = pci_start + d->pci.io_regions[pci_region].size; | |
1078 | /* mapped? */ | |
1079 | if (pci_start == -1) { | |
1080 | continue; | |
1081 | } | |
1082 | /* start address in range ? */ | |
1083 | if (guest_start < pci_start || guest_start > pci_end) { | |
1084 | continue; | |
1085 | } | |
1086 | /* end address in range ? */ | |
1087 | if (guest_end > pci_end) { | |
1088 | continue; | |
1089 | } | |
1090 | /* passed */ | |
1091 | break; | |
1092 | } | |
e954ea28 AL |
1093 | if (i == ARRAY_SIZE(regions)) { |
1094 | qxl_guest_bug(d, "%s: finished loop without match", __func__); | |
1095 | return 1; | |
1096 | } | |
a19cbfb3 GH |
1097 | |
1098 | switch (pci_region) { | |
1099 | case QXL_RAM_RANGE_INDEX: | |
b1950430 | 1100 | virt_start = (intptr_t)memory_region_get_ram_ptr(&d->vga.vram); |
a19cbfb3 GH |
1101 | break; |
1102 | case QXL_VRAM_RANGE_INDEX: | |
6f2b175a | 1103 | case 4 /* vram 64bit */: |
b1950430 | 1104 | virt_start = (intptr_t)memory_region_get_ram_ptr(&d->vram_bar); |
a19cbfb3 GH |
1105 | break; |
1106 | default: | |
1107 | /* should not happen */ | |
e954ea28 AL |
1108 | qxl_guest_bug(d, "%s: pci_region = %d", __func__, pci_region); |
1109 | return 1; | |
a19cbfb3 GH |
1110 | } |
1111 | ||
1112 | memslot.slot_id = slot_id; | |
1113 | memslot.slot_group_id = MEMSLOT_GROUP_GUEST; /* guest group */ | |
1114 | memslot.virt_start = virt_start + (guest_start - pci_start); | |
1115 | memslot.virt_end = virt_start + (guest_end - pci_start); | |
1116 | memslot.addr_delta = memslot.virt_start - delta; | |
1117 | memslot.generation = d->rom->slot_generation = 0; | |
1118 | qxl_rom_set_dirty(d); | |
1119 | ||
5ff4e36c | 1120 | qemu_spice_add_memslot(&d->ssd, &memslot, async); |
a19cbfb3 GH |
1121 | d->guest_slots[slot_id].ptr = (void*)memslot.virt_start; |
1122 | d->guest_slots[slot_id].size = memslot.virt_end - memslot.virt_start; | |
1123 | d->guest_slots[slot_id].delta = delta; | |
1124 | d->guest_slots[slot_id].active = 1; | |
e954ea28 | 1125 | return 0; |
a19cbfb3 GH |
1126 | } |
1127 | ||
1128 | static void qxl_del_memslot(PCIQXLDevice *d, uint32_t slot_id) | |
1129 | { | |
5c59d118 | 1130 | qemu_spice_del_memslot(&d->ssd, MEMSLOT_GROUP_HOST, slot_id); |
a19cbfb3 GH |
1131 | d->guest_slots[slot_id].active = 0; |
1132 | } | |
1133 | ||
1134 | static void qxl_reset_memslots(PCIQXLDevice *d) | |
1135 | { | |
aee32bf3 | 1136 | qxl_spice_reset_memslots(d); |
a19cbfb3 GH |
1137 | memset(&d->guest_slots, 0, sizeof(d->guest_slots)); |
1138 | } | |
1139 | ||
1140 | static void qxl_reset_surfaces(PCIQXLDevice *d) | |
1141 | { | |
c480bb7d | 1142 | trace_qxl_reset_surfaces(d->id); |
a19cbfb3 | 1143 | d->mode = QXL_MODE_UNDEFINED; |
5ff4e36c | 1144 | qxl_spice_destroy_surfaces(d, QXL_SYNC); |
a19cbfb3 GH |
1145 | } |
1146 | ||
e25139b3 | 1147 | /* can be also called from spice server thread context */ |
a19cbfb3 GH |
1148 | void *qxl_phys2virt(PCIQXLDevice *qxl, QXLPHYSICAL pqxl, int group_id) |
1149 | { | |
1150 | uint64_t phys = le64_to_cpu(pqxl); | |
1151 | uint32_t slot = (phys >> (64 - 8)) & 0xff; | |
1152 | uint64_t offset = phys & 0xffffffffffff; | |
1153 | ||
1154 | switch (group_id) { | |
1155 | case MEMSLOT_GROUP_HOST: | |
f4a8a424 | 1156 | return (void *)(intptr_t)offset; |
a19cbfb3 | 1157 | case MEMSLOT_GROUP_GUEST: |
4b635c59 AL |
1158 | if (slot >= NUM_MEMSLOTS) { |
1159 | qxl_guest_bug(qxl, "slot too large %d >= %d", slot, NUM_MEMSLOTS); | |
1160 | return NULL; | |
1161 | } | |
1162 | if (!qxl->guest_slots[slot].active) { | |
1163 | qxl_guest_bug(qxl, "inactive slot %d\n", slot); | |
1164 | return NULL; | |
1165 | } | |
1166 | if (offset < qxl->guest_slots[slot].delta) { | |
1167 | qxl_guest_bug(qxl, "slot %d offset %"PRIu64" < delta %"PRIu64"\n", | |
1168 | slot, offset, qxl->guest_slots[slot].delta); | |
1169 | return NULL; | |
1170 | } | |
a19cbfb3 | 1171 | offset -= qxl->guest_slots[slot].delta; |
4b635c59 AL |
1172 | if (offset > qxl->guest_slots[slot].size) { |
1173 | qxl_guest_bug(qxl, "slot %d offset %"PRIu64" > size %"PRIu64"\n", | |
1174 | slot, offset, qxl->guest_slots[slot].size); | |
1175 | return NULL; | |
1176 | } | |
a19cbfb3 | 1177 | return qxl->guest_slots[slot].ptr + offset; |
a19cbfb3 | 1178 | } |
4b635c59 | 1179 | return NULL; |
a19cbfb3 GH |
1180 | } |
1181 | ||
5ff4e36c AL |
1182 | static void qxl_create_guest_primary_complete(PCIQXLDevice *qxl) |
1183 | { | |
1184 | /* for local rendering */ | |
1185 | qxl_render_resize(qxl); | |
1186 | } | |
1187 | ||
1188 | static void qxl_create_guest_primary(PCIQXLDevice *qxl, int loadvm, | |
1189 | qxl_async_io async) | |
a19cbfb3 GH |
1190 | { |
1191 | QXLDevSurfaceCreate surface; | |
1192 | QXLSurfaceCreate *sc = &qxl->guest_primary.surface; | |
1193 | ||
1194 | assert(qxl->mode != QXL_MODE_NATIVE); | |
1195 | qxl_exit_vga_mode(qxl); | |
1196 | ||
a19cbfb3 GH |
1197 | surface.format = le32_to_cpu(sc->format); |
1198 | surface.height = le32_to_cpu(sc->height); | |
1199 | surface.mem = le64_to_cpu(sc->mem); | |
1200 | surface.position = le32_to_cpu(sc->position); | |
1201 | surface.stride = le32_to_cpu(sc->stride); | |
1202 | surface.width = le32_to_cpu(sc->width); | |
1203 | surface.type = le32_to_cpu(sc->type); | |
1204 | surface.flags = le32_to_cpu(sc->flags); | |
c480bb7d AL |
1205 | trace_qxl_create_guest_primary(qxl->id, sc->width, sc->height, sc->mem, |
1206 | sc->format, sc->position); | |
1207 | trace_qxl_create_guest_primary_rest(qxl->id, sc->stride, sc->type, | |
1208 | sc->flags); | |
a19cbfb3 GH |
1209 | |
1210 | surface.mouse_mode = true; | |
1211 | surface.group_id = MEMSLOT_GROUP_GUEST; | |
1212 | if (loadvm) { | |
1213 | surface.flags |= QXL_SURF_FLAG_KEEP_DATA; | |
1214 | } | |
1215 | ||
1216 | qxl->mode = QXL_MODE_NATIVE; | |
1217 | qxl->cmdflags = 0; | |
5ff4e36c | 1218 | qemu_spice_create_primary_surface(&qxl->ssd, 0, &surface, async); |
a19cbfb3 | 1219 | |
5ff4e36c AL |
1220 | if (async == QXL_SYNC) { |
1221 | qxl_create_guest_primary_complete(qxl); | |
1222 | } | |
a19cbfb3 GH |
1223 | } |
1224 | ||
5ff4e36c AL |
1225 | /* return 1 if surface destoy was initiated (in QXL_ASYNC case) or |
1226 | * done (in QXL_SYNC case), 0 otherwise. */ | |
1227 | static int qxl_destroy_primary(PCIQXLDevice *d, qxl_async_io async) | |
a19cbfb3 GH |
1228 | { |
1229 | if (d->mode == QXL_MODE_UNDEFINED) { | |
5ff4e36c | 1230 | return 0; |
a19cbfb3 | 1231 | } |
c480bb7d | 1232 | trace_qxl_destroy_primary(d->id); |
a19cbfb3 | 1233 | d->mode = QXL_MODE_UNDEFINED; |
5ff4e36c | 1234 | qemu_spice_destroy_primary_surface(&d->ssd, 0, async); |
30f6da66 | 1235 | qxl_spice_reset_cursor(d); |
5ff4e36c | 1236 | return 1; |
a19cbfb3 GH |
1237 | } |
1238 | ||
1239 | static void qxl_set_mode(PCIQXLDevice *d, int modenr, int loadvm) | |
1240 | { | |
1241 | pcibus_t start = d->pci.io_regions[QXL_RAM_RANGE_INDEX].addr; | |
1242 | pcibus_t end = d->pci.io_regions[QXL_RAM_RANGE_INDEX].size + start; | |
1243 | QXLMode *mode = d->modes->modes + modenr; | |
1244 | uint64_t devmem = d->pci.io_regions[QXL_RAM_RANGE_INDEX].addr; | |
1245 | QXLMemSlot slot = { | |
1246 | .mem_start = start, | |
1247 | .mem_end = end | |
1248 | }; | |
1249 | QXLSurfaceCreate surface = { | |
1250 | .width = mode->x_res, | |
1251 | .height = mode->y_res, | |
1252 | .stride = -mode->x_res * 4, | |
1253 | .format = SPICE_SURFACE_FMT_32_xRGB, | |
1254 | .flags = loadvm ? QXL_SURF_FLAG_KEEP_DATA : 0, | |
1255 | .mouse_mode = true, | |
1256 | .mem = devmem + d->shadow_rom.draw_area_offset, | |
1257 | }; | |
1258 | ||
c480bb7d AL |
1259 | trace_qxl_set_mode(d->id, modenr, mode->x_res, mode->y_res, mode->bits, |
1260 | devmem); | |
a19cbfb3 GH |
1261 | if (!loadvm) { |
1262 | qxl_hard_reset(d, 0); | |
1263 | } | |
1264 | ||
1265 | d->guest_slots[0].slot = slot; | |
e954ea28 | 1266 | assert(qxl_add_memslot(d, 0, devmem, QXL_SYNC) == 0); |
a19cbfb3 GH |
1267 | |
1268 | d->guest_primary.surface = surface; | |
5ff4e36c | 1269 | qxl_create_guest_primary(d, 0, QXL_SYNC); |
a19cbfb3 GH |
1270 | |
1271 | d->mode = QXL_MODE_COMPAT; | |
1272 | d->cmdflags = QXL_COMMAND_FLAG_COMPAT; | |
1273 | #ifdef QXL_COMMAND_FLAG_COMPAT_16BPP /* new in spice 0.6.1 */ | |
1274 | if (mode->bits == 16) { | |
1275 | d->cmdflags |= QXL_COMMAND_FLAG_COMPAT_16BPP; | |
1276 | } | |
1277 | #endif | |
1278 | d->shadow_rom.mode = cpu_to_le32(modenr); | |
1279 | d->rom->mode = cpu_to_le32(modenr); | |
1280 | qxl_rom_set_dirty(d); | |
1281 | } | |
1282 | ||
b1950430 AK |
1283 | static void ioport_write(void *opaque, target_phys_addr_t addr, |
1284 | uint64_t val, unsigned size) | |
a19cbfb3 GH |
1285 | { |
1286 | PCIQXLDevice *d = opaque; | |
b1950430 | 1287 | uint32_t io_port = addr; |
5ff4e36c | 1288 | qxl_async_io async = QXL_SYNC; |
5ff4e36c | 1289 | uint32_t orig_io_port = io_port; |
a19cbfb3 GH |
1290 | |
1291 | switch (io_port) { | |
1292 | case QXL_IO_RESET: | |
1293 | case QXL_IO_SET_MODE: | |
1294 | case QXL_IO_MEMSLOT_ADD: | |
1295 | case QXL_IO_MEMSLOT_DEL: | |
1296 | case QXL_IO_CREATE_PRIMARY: | |
81144d1a | 1297 | case QXL_IO_UPDATE_IRQ: |
a3d14054 | 1298 | case QXL_IO_LOG: |
5ff4e36c AL |
1299 | case QXL_IO_MEMSLOT_ADD_ASYNC: |
1300 | case QXL_IO_CREATE_PRIMARY_ASYNC: | |
a19cbfb3 GH |
1301 | break; |
1302 | default: | |
e21a298a | 1303 | if (d->mode != QXL_MODE_VGA) { |
a19cbfb3 | 1304 | break; |
e21a298a | 1305 | } |
c480bb7d AL |
1306 | trace_qxl_io_unexpected_vga_mode(d->id, |
1307 | io_port, io_port_to_string(io_port)); | |
5ff4e36c AL |
1308 | /* be nice to buggy guest drivers */ |
1309 | if (io_port >= QXL_IO_UPDATE_AREA_ASYNC && | |
1310 | io_port <= QXL_IO_DESTROY_ALL_SURFACES_ASYNC) { | |
1311 | qxl_send_events(d, QXL_INTERRUPT_IO_CMD); | |
1312 | } | |
a19cbfb3 GH |
1313 | return; |
1314 | } | |
1315 | ||
5ff4e36c AL |
1316 | /* we change the io_port to avoid ifdeffery in the main switch */ |
1317 | orig_io_port = io_port; | |
1318 | switch (io_port) { | |
1319 | case QXL_IO_UPDATE_AREA_ASYNC: | |
1320 | io_port = QXL_IO_UPDATE_AREA; | |
1321 | goto async_common; | |
1322 | case QXL_IO_MEMSLOT_ADD_ASYNC: | |
1323 | io_port = QXL_IO_MEMSLOT_ADD; | |
1324 | goto async_common; | |
1325 | case QXL_IO_CREATE_PRIMARY_ASYNC: | |
1326 | io_port = QXL_IO_CREATE_PRIMARY; | |
1327 | goto async_common; | |
1328 | case QXL_IO_DESTROY_PRIMARY_ASYNC: | |
1329 | io_port = QXL_IO_DESTROY_PRIMARY; | |
1330 | goto async_common; | |
1331 | case QXL_IO_DESTROY_SURFACE_ASYNC: | |
1332 | io_port = QXL_IO_DESTROY_SURFACE_WAIT; | |
1333 | goto async_common; | |
1334 | case QXL_IO_DESTROY_ALL_SURFACES_ASYNC: | |
1335 | io_port = QXL_IO_DESTROY_ALL_SURFACES; | |
3e16b9c5 AL |
1336 | goto async_common; |
1337 | case QXL_IO_FLUSH_SURFACES_ASYNC: | |
5ff4e36c AL |
1338 | async_common: |
1339 | async = QXL_ASYNC; | |
1340 | qemu_mutex_lock(&d->async_lock); | |
1341 | if (d->current_async != QXL_UNDEFINED_IO) { | |
1342 | qxl_guest_bug(d, "%d async started before last (%d) complete", | |
1343 | io_port, d->current_async); | |
1344 | qemu_mutex_unlock(&d->async_lock); | |
1345 | return; | |
1346 | } | |
1347 | d->current_async = orig_io_port; | |
1348 | qemu_mutex_unlock(&d->async_lock); | |
5ff4e36c AL |
1349 | break; |
1350 | default: | |
1351 | break; | |
1352 | } | |
c480bb7d AL |
1353 | trace_qxl_io_write(d->id, qxl_mode_to_string(d->mode), addr, val, size, |
1354 | async); | |
5ff4e36c | 1355 | |
a19cbfb3 GH |
1356 | switch (io_port) { |
1357 | case QXL_IO_UPDATE_AREA: | |
1358 | { | |
81fb6f15 | 1359 | QXLCookie *cookie = NULL; |
a19cbfb3 | 1360 | QXLRect update = d->ram->update_area; |
81fb6f15 AL |
1361 | |
1362 | if (async == QXL_ASYNC) { | |
1363 | cookie = qxl_cookie_new(QXL_COOKIE_TYPE_IO, | |
1364 | QXL_IO_UPDATE_AREA_ASYNC); | |
1365 | cookie->u.area = update; | |
1366 | } | |
aee32bf3 | 1367 | qxl_spice_update_area(d, d->ram->update_surface, |
81fb6f15 AL |
1368 | cookie ? &cookie->u.area : &update, |
1369 | NULL, 0, 0, async, cookie); | |
a19cbfb3 GH |
1370 | break; |
1371 | } | |
1372 | case QXL_IO_NOTIFY_CMD: | |
5c59d118 | 1373 | qemu_spice_wakeup(&d->ssd); |
a19cbfb3 GH |
1374 | break; |
1375 | case QXL_IO_NOTIFY_CURSOR: | |
5c59d118 | 1376 | qemu_spice_wakeup(&d->ssd); |
a19cbfb3 GH |
1377 | break; |
1378 | case QXL_IO_UPDATE_IRQ: | |
40010aea | 1379 | qxl_update_irq(d); |
a19cbfb3 GH |
1380 | break; |
1381 | case QXL_IO_NOTIFY_OOM: | |
a19cbfb3 GH |
1382 | if (!SPICE_RING_IS_EMPTY(&d->ram->release_ring)) { |
1383 | break; | |
1384 | } | |
1385 | d->oom_running = 1; | |
aee32bf3 | 1386 | qxl_spice_oom(d); |
a19cbfb3 GH |
1387 | d->oom_running = 0; |
1388 | break; | |
1389 | case QXL_IO_SET_MODE: | |
a19cbfb3 GH |
1390 | qxl_set_mode(d, val, 0); |
1391 | break; | |
1392 | case QXL_IO_LOG: | |
1393 | if (d->guestdebug) { | |
a680f7e7 | 1394 | fprintf(stderr, "qxl/guest-%d: %" PRId64 ": %s", d->id, |
6ebebb55 | 1395 | qemu_get_clock_ns(vm_clock), d->ram->log_buf); |
a19cbfb3 GH |
1396 | } |
1397 | break; | |
1398 | case QXL_IO_RESET: | |
a19cbfb3 GH |
1399 | qxl_hard_reset(d, 0); |
1400 | break; | |
1401 | case QXL_IO_MEMSLOT_ADD: | |
2bce0400 GH |
1402 | if (val >= NUM_MEMSLOTS) { |
1403 | qxl_guest_bug(d, "QXL_IO_MEMSLOT_ADD: val out of range"); | |
1404 | break; | |
1405 | } | |
1406 | if (d->guest_slots[val].active) { | |
1407 | qxl_guest_bug(d, "QXL_IO_MEMSLOT_ADD: memory slot already active"); | |
1408 | break; | |
1409 | } | |
a19cbfb3 | 1410 | d->guest_slots[val].slot = d->ram->mem_slot; |
5ff4e36c | 1411 | qxl_add_memslot(d, val, 0, async); |
a19cbfb3 GH |
1412 | break; |
1413 | case QXL_IO_MEMSLOT_DEL: | |
2bce0400 GH |
1414 | if (val >= NUM_MEMSLOTS) { |
1415 | qxl_guest_bug(d, "QXL_IO_MEMSLOT_DEL: val out of range"); | |
1416 | break; | |
1417 | } | |
a19cbfb3 GH |
1418 | qxl_del_memslot(d, val); |
1419 | break; | |
1420 | case QXL_IO_CREATE_PRIMARY: | |
2bce0400 | 1421 | if (val != 0) { |
5ff4e36c AL |
1422 | qxl_guest_bug(d, "QXL_IO_CREATE_PRIMARY (async=%d): val != 0", |
1423 | async); | |
1424 | goto cancel_async; | |
2bce0400 | 1425 | } |
a19cbfb3 | 1426 | d->guest_primary.surface = d->ram->create_surface; |
5ff4e36c | 1427 | qxl_create_guest_primary(d, 0, async); |
a19cbfb3 GH |
1428 | break; |
1429 | case QXL_IO_DESTROY_PRIMARY: | |
2bce0400 | 1430 | if (val != 0) { |
5ff4e36c AL |
1431 | qxl_guest_bug(d, "QXL_IO_DESTROY_PRIMARY (async=%d): val != 0", |
1432 | async); | |
1433 | goto cancel_async; | |
1434 | } | |
5ff4e36c | 1435 | if (!qxl_destroy_primary(d, async)) { |
c480bb7d AL |
1436 | trace_qxl_io_destroy_primary_ignored(d->id, |
1437 | qxl_mode_to_string(d->mode)); | |
5ff4e36c | 1438 | goto cancel_async; |
2bce0400 | 1439 | } |
a19cbfb3 GH |
1440 | break; |
1441 | case QXL_IO_DESTROY_SURFACE_WAIT: | |
5ff4e36c AL |
1442 | if (val >= NUM_SURFACES) { |
1443 | qxl_guest_bug(d, "QXL_IO_DESTROY_SURFACE (async=%d):" | |
5f8daf2e | 1444 | "%" PRIu64 " >= NUM_SURFACES", async, val); |
5ff4e36c AL |
1445 | goto cancel_async; |
1446 | } | |
1447 | qxl_spice_destroy_surface_wait(d, val, async); | |
a19cbfb3 | 1448 | break; |
3e16b9c5 AL |
1449 | case QXL_IO_FLUSH_RELEASE: { |
1450 | QXLReleaseRing *ring = &d->ram->release_ring; | |
1451 | if (ring->prod - ring->cons + 1 == ring->num_items) { | |
1452 | fprintf(stderr, | |
1453 | "ERROR: no flush, full release ring [p%d,%dc]\n", | |
1454 | ring->prod, ring->cons); | |
1455 | } | |
1456 | qxl_push_free_res(d, 1 /* flush */); | |
3e16b9c5 AL |
1457 | break; |
1458 | } | |
1459 | case QXL_IO_FLUSH_SURFACES_ASYNC: | |
3e16b9c5 AL |
1460 | qxl_spice_flush_surfaces_async(d); |
1461 | break; | |
a19cbfb3 | 1462 | case QXL_IO_DESTROY_ALL_SURFACES: |
5ff4e36c AL |
1463 | d->mode = QXL_MODE_UNDEFINED; |
1464 | qxl_spice_destroy_surfaces(d, async); | |
a19cbfb3 GH |
1465 | break; |
1466 | default: | |
4763e2ca | 1467 | qxl_guest_bug(d, "%s: unexpected ioport=0x%x\n", __func__, io_port); |
a19cbfb3 | 1468 | } |
5ff4e36c AL |
1469 | return; |
1470 | cancel_async: | |
5ff4e36c AL |
1471 | if (async) { |
1472 | qxl_send_events(d, QXL_INTERRUPT_IO_CMD); | |
1473 | qemu_mutex_lock(&d->async_lock); | |
1474 | d->current_async = QXL_UNDEFINED_IO; | |
1475 | qemu_mutex_unlock(&d->async_lock); | |
1476 | } | |
a19cbfb3 GH |
1477 | } |
1478 | ||
b1950430 AK |
1479 | static uint64_t ioport_read(void *opaque, target_phys_addr_t addr, |
1480 | unsigned size) | |
a19cbfb3 GH |
1481 | { |
1482 | PCIQXLDevice *d = opaque; | |
1483 | ||
c480bb7d | 1484 | trace_qxl_io_read_unexpected(d->id); |
a19cbfb3 GH |
1485 | return 0xff; |
1486 | } | |
1487 | ||
b1950430 AK |
1488 | static const MemoryRegionOps qxl_io_ops = { |
1489 | .read = ioport_read, | |
1490 | .write = ioport_write, | |
1491 | .valid = { | |
1492 | .min_access_size = 1, | |
1493 | .max_access_size = 1, | |
1494 | }, | |
1495 | }; | |
a19cbfb3 GH |
1496 | |
1497 | static void pipe_read(void *opaque) | |
1498 | { | |
1499 | PCIQXLDevice *d = opaque; | |
1500 | char dummy; | |
1501 | int len; | |
1502 | ||
1503 | do { | |
1504 | len = read(d->pipe[0], &dummy, sizeof(dummy)); | |
1505 | } while (len == sizeof(dummy)); | |
40010aea | 1506 | qxl_update_irq(d); |
a19cbfb3 GH |
1507 | } |
1508 | ||
a19cbfb3 GH |
1509 | static void qxl_send_events(PCIQXLDevice *d, uint32_t events) |
1510 | { | |
1511 | uint32_t old_pending; | |
1512 | uint32_t le_events = cpu_to_le32(events); | |
1513 | ||
1514 | assert(d->ssd.running); | |
1515 | old_pending = __sync_fetch_and_or(&d->ram->int_pending, le_events); | |
1516 | if ((old_pending & le_events) == le_events) { | |
1517 | return; | |
1518 | } | |
691f5c7b | 1519 | if (qemu_thread_is_self(&d->main)) { |
40010aea | 1520 | qxl_update_irq(d); |
a19cbfb3 GH |
1521 | } else { |
1522 | if (write(d->pipe[1], d, 1) != 1) { | |
75fe0d7b | 1523 | dprint(d, 1, "%s: write to pipe failed\n", __func__); |
a19cbfb3 GH |
1524 | } |
1525 | } | |
1526 | } | |
1527 | ||
1528 | static void init_pipe_signaling(PCIQXLDevice *d) | |
1529 | { | |
aa3db423 AL |
1530 | if (pipe(d->pipe) < 0) { |
1531 | fprintf(stderr, "%s:%s: qxl pipe creation failed\n", | |
1532 | __FILE__, __func__); | |
1533 | exit(1); | |
1534 | } | |
1535 | fcntl(d->pipe[0], F_SETFL, O_NONBLOCK); | |
1536 | fcntl(d->pipe[1], F_SETFL, O_NONBLOCK); | |
1537 | fcntl(d->pipe[0], F_SETOWN, getpid()); | |
1538 | ||
1539 | qemu_thread_get_self(&d->main); | |
1540 | qemu_set_fd_handler(d->pipe[0], pipe_read, NULL, d); | |
a19cbfb3 GH |
1541 | } |
1542 | ||
1543 | /* graphics console */ | |
1544 | ||
1545 | static void qxl_hw_update(void *opaque) | |
1546 | { | |
1547 | PCIQXLDevice *qxl = opaque; | |
1548 | VGACommonState *vga = &qxl->vga; | |
1549 | ||
1550 | switch (qxl->mode) { | |
1551 | case QXL_MODE_VGA: | |
1552 | vga->update(vga); | |
1553 | break; | |
1554 | case QXL_MODE_COMPAT: | |
1555 | case QXL_MODE_NATIVE: | |
1556 | qxl_render_update(qxl); | |
1557 | break; | |
1558 | default: | |
1559 | break; | |
1560 | } | |
1561 | } | |
1562 | ||
1563 | static void qxl_hw_invalidate(void *opaque) | |
1564 | { | |
1565 | PCIQXLDevice *qxl = opaque; | |
1566 | VGACommonState *vga = &qxl->vga; | |
1567 | ||
1568 | vga->invalidate(vga); | |
1569 | } | |
1570 | ||
45efb161 | 1571 | static void qxl_hw_screen_dump(void *opaque, const char *filename, bool cswitch) |
a19cbfb3 GH |
1572 | { |
1573 | PCIQXLDevice *qxl = opaque; | |
1574 | VGACommonState *vga = &qxl->vga; | |
1575 | ||
1576 | switch (qxl->mode) { | |
1577 | case QXL_MODE_COMPAT: | |
1578 | case QXL_MODE_NATIVE: | |
1579 | qxl_render_update(qxl); | |
1580 | ppm_save(filename, qxl->ssd.ds->surface); | |
1581 | break; | |
1582 | case QXL_MODE_VGA: | |
45efb161 | 1583 | vga->screen_dump(vga, filename, cswitch); |
a19cbfb3 GH |
1584 | break; |
1585 | default: | |
1586 | break; | |
1587 | } | |
1588 | } | |
1589 | ||
1590 | static void qxl_hw_text_update(void *opaque, console_ch_t *chardata) | |
1591 | { | |
1592 | PCIQXLDevice *qxl = opaque; | |
1593 | VGACommonState *vga = &qxl->vga; | |
1594 | ||
1595 | if (qxl->mode == QXL_MODE_VGA) { | |
1596 | vga->text_update(vga, chardata); | |
1597 | return; | |
1598 | } | |
1599 | } | |
1600 | ||
e25139b3 YH |
1601 | static void qxl_dirty_surfaces(PCIQXLDevice *qxl) |
1602 | { | |
1603 | intptr_t vram_start; | |
1604 | int i; | |
1605 | ||
2aa9e85c | 1606 | if (qxl->mode != QXL_MODE_NATIVE && qxl->mode != QXL_MODE_COMPAT) { |
e25139b3 YH |
1607 | return; |
1608 | } | |
1609 | ||
1610 | /* dirty the primary surface */ | |
1611 | qxl_set_dirty(&qxl->vga.vram, qxl->shadow_rom.draw_area_offset, | |
1612 | qxl->shadow_rom.surface0_area_size); | |
1613 | ||
1614 | vram_start = (intptr_t)memory_region_get_ram_ptr(&qxl->vram_bar); | |
1615 | ||
1616 | /* dirty the off-screen surfaces */ | |
1617 | for (i = 0; i < NUM_SURFACES; i++) { | |
1618 | QXLSurfaceCmd *cmd; | |
1619 | intptr_t surface_offset; | |
1620 | int surface_size; | |
1621 | ||
1622 | if (qxl->guest_surfaces.cmds[i] == 0) { | |
1623 | continue; | |
1624 | } | |
1625 | ||
1626 | cmd = qxl_phys2virt(qxl, qxl->guest_surfaces.cmds[i], | |
1627 | MEMSLOT_GROUP_GUEST); | |
fae2afb1 | 1628 | assert(cmd); |
e25139b3 YH |
1629 | assert(cmd->type == QXL_SURFACE_CMD_CREATE); |
1630 | surface_offset = (intptr_t)qxl_phys2virt(qxl, | |
1631 | cmd->u.surface_create.data, | |
1632 | MEMSLOT_GROUP_GUEST); | |
fae2afb1 | 1633 | assert(surface_offset); |
e25139b3 YH |
1634 | surface_offset -= vram_start; |
1635 | surface_size = cmd->u.surface_create.height * | |
1636 | abs(cmd->u.surface_create.stride); | |
c480bb7d | 1637 | trace_qxl_surfaces_dirty(qxl->id, i, (int)surface_offset, surface_size); |
e25139b3 YH |
1638 | qxl_set_dirty(&qxl->vram_bar, surface_offset, surface_size); |
1639 | } | |
1640 | } | |
1641 | ||
1dfb4dd9 LC |
1642 | static void qxl_vm_change_state_handler(void *opaque, int running, |
1643 | RunState state) | |
a19cbfb3 GH |
1644 | { |
1645 | PCIQXLDevice *qxl = opaque; | |
1dfb4dd9 | 1646 | qemu_spice_vm_change_state_handler(&qxl->ssd, running, state); |
a19cbfb3 | 1647 | |
efbf2950 YH |
1648 | if (running) { |
1649 | /* | |
1650 | * if qxl_send_events was called from spice server context before | |
40010aea | 1651 | * migration ended, qxl_update_irq for these events might not have been |
efbf2950 YH |
1652 | * called |
1653 | */ | |
40010aea | 1654 | qxl_update_irq(qxl); |
e25139b3 YH |
1655 | } else { |
1656 | /* make sure surfaces are saved before migration */ | |
1657 | qxl_dirty_surfaces(qxl); | |
a19cbfb3 GH |
1658 | } |
1659 | } | |
1660 | ||
1661 | /* display change listener */ | |
1662 | ||
1663 | static void display_update(struct DisplayState *ds, int x, int y, int w, int h) | |
1664 | { | |
1665 | if (qxl0->mode == QXL_MODE_VGA) { | |
1666 | qemu_spice_display_update(&qxl0->ssd, x, y, w, h); | |
1667 | } | |
1668 | } | |
1669 | ||
1670 | static void display_resize(struct DisplayState *ds) | |
1671 | { | |
1672 | if (qxl0->mode == QXL_MODE_VGA) { | |
1673 | qemu_spice_display_resize(&qxl0->ssd); | |
1674 | } | |
1675 | } | |
1676 | ||
1677 | static void display_refresh(struct DisplayState *ds) | |
1678 | { | |
1679 | if (qxl0->mode == QXL_MODE_VGA) { | |
1680 | qemu_spice_display_refresh(&qxl0->ssd); | |
bb5a8cd5 AL |
1681 | } else { |
1682 | qemu_mutex_lock(&qxl0->ssd.lock); | |
1683 | qemu_spice_cursor_refresh_unlocked(&qxl0->ssd); | |
1684 | qemu_mutex_unlock(&qxl0->ssd.lock); | |
a19cbfb3 GH |
1685 | } |
1686 | } | |
1687 | ||
1688 | static DisplayChangeListener display_listener = { | |
1689 | .dpy_update = display_update, | |
1690 | .dpy_resize = display_resize, | |
1691 | .dpy_refresh = display_refresh, | |
1692 | }; | |
1693 | ||
a974192c GH |
1694 | static void qxl_init_ramsize(PCIQXLDevice *qxl, uint32_t ram_min_mb) |
1695 | { | |
1696 | /* vga ram (bar 0) */ | |
017438ee GH |
1697 | if (qxl->ram_size_mb != -1) { |
1698 | qxl->vga.vram_size = qxl->ram_size_mb * 1024 * 1024; | |
1699 | } | |
a974192c GH |
1700 | if (qxl->vga.vram_size < ram_min_mb * 1024 * 1024) { |
1701 | qxl->vga.vram_size = ram_min_mb * 1024 * 1024; | |
1702 | } | |
1703 | ||
6f2b175a GH |
1704 | /* vram32 (surfaces, 32bit, bar 1) */ |
1705 | if (qxl->vram32_size_mb != -1) { | |
1706 | qxl->vram32_size = qxl->vram32_size_mb * 1024 * 1024; | |
1707 | } | |
1708 | if (qxl->vram32_size < 4096) { | |
1709 | qxl->vram32_size = 4096; | |
1710 | } | |
1711 | ||
1712 | /* vram (surfaces, 64bit, bar 4+5) */ | |
017438ee GH |
1713 | if (qxl->vram_size_mb != -1) { |
1714 | qxl->vram_size = qxl->vram_size_mb * 1024 * 1024; | |
1715 | } | |
6f2b175a GH |
1716 | if (qxl->vram_size < qxl->vram32_size) { |
1717 | qxl->vram_size = qxl->vram32_size; | |
a974192c | 1718 | } |
6f2b175a | 1719 | |
a974192c | 1720 | if (qxl->revision == 1) { |
6f2b175a | 1721 | qxl->vram32_size = 4096; |
a974192c GH |
1722 | qxl->vram_size = 4096; |
1723 | } | |
a974192c | 1724 | qxl->vga.vram_size = msb_mask(qxl->vga.vram_size * 2 - 1); |
6f2b175a | 1725 | qxl->vram32_size = msb_mask(qxl->vram32_size * 2 - 1); |
a974192c GH |
1726 | qxl->vram_size = msb_mask(qxl->vram_size * 2 - 1); |
1727 | } | |
1728 | ||
a19cbfb3 GH |
1729 | static int qxl_init_common(PCIQXLDevice *qxl) |
1730 | { | |
1731 | uint8_t* config = qxl->pci.config; | |
a19cbfb3 GH |
1732 | uint32_t pci_device_rev; |
1733 | uint32_t io_size; | |
1734 | ||
1735 | qxl->mode = QXL_MODE_UNDEFINED; | |
1736 | qxl->generation = 1; | |
1737 | qxl->num_memslots = NUM_MEMSLOTS; | |
1738 | qxl->num_surfaces = NUM_SURFACES; | |
14898cf6 | 1739 | qemu_mutex_init(&qxl->track_lock); |
5ff4e36c AL |
1740 | qemu_mutex_init(&qxl->async_lock); |
1741 | qxl->current_async = QXL_UNDEFINED_IO; | |
a19cbfb3 GH |
1742 | |
1743 | switch (qxl->revision) { | |
1744 | case 1: /* spice 0.4 -- qxl-1 */ | |
a19cbfb3 GH |
1745 | pci_device_rev = QXL_REVISION_STABLE_V04; |
1746 | break; | |
1747 | case 2: /* spice 0.6 -- qxl-2 */ | |
a19cbfb3 GH |
1748 | pci_device_rev = QXL_REVISION_STABLE_V06; |
1749 | break; | |
9197a7c8 | 1750 | case 3: /* qxl-3 */ |
9197a7c8 GH |
1751 | default: |
1752 | pci_device_rev = QXL_DEFAULT_REVISION; | |
1753 | break; | |
a19cbfb3 GH |
1754 | } |
1755 | ||
a19cbfb3 GH |
1756 | pci_set_byte(&config[PCI_REVISION_ID], pci_device_rev); |
1757 | pci_set_byte(&config[PCI_INTERRUPT_PIN], 1); | |
1758 | ||
1759 | qxl->rom_size = qxl_rom_size(); | |
c5705a77 AK |
1760 | memory_region_init_ram(&qxl->rom_bar, "qxl.vrom", qxl->rom_size); |
1761 | vmstate_register_ram(&qxl->rom_bar, &qxl->pci.qdev); | |
a19cbfb3 GH |
1762 | init_qxl_rom(qxl); |
1763 | init_qxl_ram(qxl); | |
1764 | ||
c5705a77 AK |
1765 | memory_region_init_ram(&qxl->vram_bar, "qxl.vram", qxl->vram_size); |
1766 | vmstate_register_ram(&qxl->vram_bar, &qxl->pci.qdev); | |
6f2b175a GH |
1767 | memory_region_init_alias(&qxl->vram32_bar, "qxl.vram32", &qxl->vram_bar, |
1768 | 0, qxl->vram32_size); | |
a19cbfb3 GH |
1769 | |
1770 | io_size = msb_mask(QXL_IO_RANGE_SIZE * 2 - 1); | |
1771 | if (qxl->revision == 1) { | |
1772 | io_size = 8; | |
1773 | } | |
1774 | ||
b1950430 AK |
1775 | memory_region_init_io(&qxl->io_bar, &qxl_io_ops, qxl, |
1776 | "qxl-ioports", io_size); | |
1777 | if (qxl->id == 0) { | |
1778 | vga_dirty_log_start(&qxl->vga); | |
1779 | } | |
1780 | ||
1781 | ||
e824b2cc AK |
1782 | pci_register_bar(&qxl->pci, QXL_IO_RANGE_INDEX, |
1783 | PCI_BASE_ADDRESS_SPACE_IO, &qxl->io_bar); | |
a19cbfb3 | 1784 | |
e824b2cc AK |
1785 | pci_register_bar(&qxl->pci, QXL_ROM_RANGE_INDEX, |
1786 | PCI_BASE_ADDRESS_SPACE_MEMORY, &qxl->rom_bar); | |
a19cbfb3 | 1787 | |
e824b2cc AK |
1788 | pci_register_bar(&qxl->pci, QXL_RAM_RANGE_INDEX, |
1789 | PCI_BASE_ADDRESS_SPACE_MEMORY, &qxl->vga.vram); | |
a19cbfb3 | 1790 | |
e824b2cc | 1791 | pci_register_bar(&qxl->pci, QXL_VRAM_RANGE_INDEX, |
6f2b175a GH |
1792 | PCI_BASE_ADDRESS_SPACE_MEMORY, &qxl->vram32_bar); |
1793 | ||
1794 | if (qxl->vram32_size < qxl->vram_size) { | |
1795 | /* | |
1796 | * Make the 64bit vram bar show up only in case it is | |
1797 | * configured to be larger than the 32bit vram bar. | |
1798 | */ | |
1799 | pci_register_bar(&qxl->pci, QXL_VRAM64_RANGE_INDEX, | |
1800 | PCI_BASE_ADDRESS_SPACE_MEMORY | | |
1801 | PCI_BASE_ADDRESS_MEM_TYPE_64 | | |
1802 | PCI_BASE_ADDRESS_MEM_PREFETCH, | |
1803 | &qxl->vram_bar); | |
1804 | } | |
1805 | ||
1806 | /* print pci bar details */ | |
1807 | dprint(qxl, 1, "ram/%s: %d MB [region 0]\n", | |
1808 | qxl->id == 0 ? "pri" : "sec", | |
1809 | qxl->vga.vram_size / (1024*1024)); | |
1810 | dprint(qxl, 1, "vram/32: %d MB [region 1]\n", | |
1811 | qxl->vram32_size / (1024*1024)); | |
1812 | dprint(qxl, 1, "vram/64: %d MB %s\n", | |
1813 | qxl->vram_size / (1024*1024), | |
1814 | qxl->vram32_size < qxl->vram_size ? "[region 4]" : "[unmapped]"); | |
a19cbfb3 GH |
1815 | |
1816 | qxl->ssd.qxl.base.sif = &qxl_interface.base; | |
1817 | qxl->ssd.qxl.id = qxl->id; | |
1818 | qemu_spice_add_interface(&qxl->ssd.qxl.base); | |
1819 | qemu_add_vm_change_state_handler(qxl_vm_change_state_handler, qxl); | |
1820 | ||
1821 | init_pipe_signaling(qxl); | |
1822 | qxl_reset_state(qxl); | |
1823 | ||
81fb6f15 AL |
1824 | qxl->update_area_bh = qemu_bh_new(qxl_render_update_area_bh, qxl); |
1825 | ||
a19cbfb3 GH |
1826 | return 0; |
1827 | } | |
1828 | ||
1829 | static int qxl_init_primary(PCIDevice *dev) | |
1830 | { | |
1831 | PCIQXLDevice *qxl = DO_UPCAST(PCIQXLDevice, pci, dev); | |
1832 | VGACommonState *vga = &qxl->vga; | |
f67ab77a | 1833 | PortioList *qxl_vga_port_list = g_new(PortioList, 1); |
a19cbfb3 GH |
1834 | |
1835 | qxl->id = 0; | |
a974192c GH |
1836 | qxl_init_ramsize(qxl, 32); |
1837 | vga_common_init(vga, qxl->vga.vram_size); | |
0a039dc7 | 1838 | vga_init(vga, pci_address_space(dev), pci_address_space_io(dev), false); |
f67ab77a GH |
1839 | portio_list_init(qxl_vga_port_list, qxl_vga_portio_list, vga, "vga"); |
1840 | portio_list_add(qxl_vga_port_list, pci_address_space_io(dev), 0x3b0); | |
a19cbfb3 GH |
1841 | |
1842 | vga->ds = graphic_console_init(qxl_hw_update, qxl_hw_invalidate, | |
1843 | qxl_hw_screen_dump, qxl_hw_text_update, qxl); | |
a963f876 | 1844 | qemu_spice_display_init_common(&qxl->ssd, vga->ds); |
a19cbfb3 GH |
1845 | |
1846 | qxl0 = qxl; | |
1847 | register_displaychangelistener(vga->ds, &display_listener); | |
1848 | ||
a19cbfb3 GH |
1849 | return qxl_init_common(qxl); |
1850 | } | |
1851 | ||
1852 | static int qxl_init_secondary(PCIDevice *dev) | |
1853 | { | |
1854 | static int device_id = 1; | |
1855 | PCIQXLDevice *qxl = DO_UPCAST(PCIQXLDevice, pci, dev); | |
a19cbfb3 GH |
1856 | |
1857 | qxl->id = device_id++; | |
a974192c | 1858 | qxl_init_ramsize(qxl, 16); |
c5705a77 AK |
1859 | memory_region_init_ram(&qxl->vga.vram, "qxl.vgavram", qxl->vga.vram_size); |
1860 | vmstate_register_ram(&qxl->vga.vram, &qxl->pci.qdev); | |
b1950430 | 1861 | qxl->vga.vram_ptr = memory_region_get_ram_ptr(&qxl->vga.vram); |
a19cbfb3 | 1862 | |
a19cbfb3 GH |
1863 | return qxl_init_common(qxl); |
1864 | } | |
1865 | ||
1866 | static void qxl_pre_save(void *opaque) | |
1867 | { | |
1868 | PCIQXLDevice* d = opaque; | |
1869 | uint8_t *ram_start = d->vga.vram_ptr; | |
1870 | ||
c480bb7d | 1871 | trace_qxl_pre_save(d->id); |
a19cbfb3 GH |
1872 | if (d->last_release == NULL) { |
1873 | d->last_release_offset = 0; | |
1874 | } else { | |
1875 | d->last_release_offset = (uint8_t *)d->last_release - ram_start; | |
1876 | } | |
1877 | assert(d->last_release_offset < d->vga.vram_size); | |
1878 | } | |
1879 | ||
1880 | static int qxl_pre_load(void *opaque) | |
1881 | { | |
1882 | PCIQXLDevice* d = opaque; | |
1883 | ||
c480bb7d | 1884 | trace_qxl_pre_load(d->id); |
a19cbfb3 GH |
1885 | qxl_hard_reset(d, 1); |
1886 | qxl_exit_vga_mode(d); | |
a19cbfb3 GH |
1887 | return 0; |
1888 | } | |
1889 | ||
54825d2e AL |
1890 | static void qxl_create_memslots(PCIQXLDevice *d) |
1891 | { | |
1892 | int i; | |
1893 | ||
1894 | for (i = 0; i < NUM_MEMSLOTS; i++) { | |
1895 | if (!d->guest_slots[i].active) { | |
1896 | continue; | |
1897 | } | |
54825d2e AL |
1898 | qxl_add_memslot(d, i, 0, QXL_SYNC); |
1899 | } | |
1900 | } | |
1901 | ||
a19cbfb3 GH |
1902 | static int qxl_post_load(void *opaque, int version) |
1903 | { | |
1904 | PCIQXLDevice* d = opaque; | |
1905 | uint8_t *ram_start = d->vga.vram_ptr; | |
1906 | QXLCommandExt *cmds; | |
54825d2e | 1907 | int in, out, newmode; |
a19cbfb3 | 1908 | |
a19cbfb3 GH |
1909 | assert(d->last_release_offset < d->vga.vram_size); |
1910 | if (d->last_release_offset == 0) { | |
1911 | d->last_release = NULL; | |
1912 | } else { | |
1913 | d->last_release = (QXLReleaseInfo *)(ram_start + d->last_release_offset); | |
1914 | } | |
1915 | ||
1916 | d->modes = (QXLModes*)((uint8_t*)d->rom + d->rom->modes_offset); | |
1917 | ||
c480bb7d | 1918 | trace_qxl_post_load(d->id, qxl_mode_to_string(d->mode)); |
a19cbfb3 GH |
1919 | newmode = d->mode; |
1920 | d->mode = QXL_MODE_UNDEFINED; | |
54825d2e | 1921 | |
a19cbfb3 GH |
1922 | switch (newmode) { |
1923 | case QXL_MODE_UNDEFINED: | |
1924 | break; | |
1925 | case QXL_MODE_VGA: | |
54825d2e | 1926 | qxl_create_memslots(d); |
a19cbfb3 GH |
1927 | qxl_enter_vga_mode(d); |
1928 | break; | |
1929 | case QXL_MODE_NATIVE: | |
54825d2e | 1930 | qxl_create_memslots(d); |
5ff4e36c | 1931 | qxl_create_guest_primary(d, 1, QXL_SYNC); |
a19cbfb3 GH |
1932 | |
1933 | /* replay surface-create and cursor-set commands */ | |
7267c094 | 1934 | cmds = g_malloc0(sizeof(QXLCommandExt) * (NUM_SURFACES + 1)); |
a19cbfb3 GH |
1935 | for (in = 0, out = 0; in < NUM_SURFACES; in++) { |
1936 | if (d->guest_surfaces.cmds[in] == 0) { | |
1937 | continue; | |
1938 | } | |
1939 | cmds[out].cmd.data = d->guest_surfaces.cmds[in]; | |
1940 | cmds[out].cmd.type = QXL_CMD_SURFACE; | |
1941 | cmds[out].group_id = MEMSLOT_GROUP_GUEST; | |
1942 | out++; | |
1943 | } | |
30f6da66 YH |
1944 | if (d->guest_cursor) { |
1945 | cmds[out].cmd.data = d->guest_cursor; | |
1946 | cmds[out].cmd.type = QXL_CMD_CURSOR; | |
1947 | cmds[out].group_id = MEMSLOT_GROUP_GUEST; | |
1948 | out++; | |
1949 | } | |
aee32bf3 | 1950 | qxl_spice_loadvm_commands(d, cmds, out); |
7267c094 | 1951 | g_free(cmds); |
a19cbfb3 GH |
1952 | |
1953 | break; | |
1954 | case QXL_MODE_COMPAT: | |
54825d2e AL |
1955 | /* note: no need to call qxl_create_memslots, qxl_set_mode |
1956 | * creates the mem slot. */ | |
a19cbfb3 GH |
1957 | qxl_set_mode(d, d->shadow_rom.mode, 1); |
1958 | break; | |
1959 | } | |
a19cbfb3 GH |
1960 | return 0; |
1961 | } | |
1962 | ||
b67737a6 | 1963 | #define QXL_SAVE_VERSION 21 |
a19cbfb3 GH |
1964 | |
1965 | static VMStateDescription qxl_memslot = { | |
1966 | .name = "qxl-memslot", | |
1967 | .version_id = QXL_SAVE_VERSION, | |
1968 | .minimum_version_id = QXL_SAVE_VERSION, | |
1969 | .fields = (VMStateField[]) { | |
1970 | VMSTATE_UINT64(slot.mem_start, struct guest_slots), | |
1971 | VMSTATE_UINT64(slot.mem_end, struct guest_slots), | |
1972 | VMSTATE_UINT32(active, struct guest_slots), | |
1973 | VMSTATE_END_OF_LIST() | |
1974 | } | |
1975 | }; | |
1976 | ||
1977 | static VMStateDescription qxl_surface = { | |
1978 | .name = "qxl-surface", | |
1979 | .version_id = QXL_SAVE_VERSION, | |
1980 | .minimum_version_id = QXL_SAVE_VERSION, | |
1981 | .fields = (VMStateField[]) { | |
1982 | VMSTATE_UINT32(width, QXLSurfaceCreate), | |
1983 | VMSTATE_UINT32(height, QXLSurfaceCreate), | |
1984 | VMSTATE_INT32(stride, QXLSurfaceCreate), | |
1985 | VMSTATE_UINT32(format, QXLSurfaceCreate), | |
1986 | VMSTATE_UINT32(position, QXLSurfaceCreate), | |
1987 | VMSTATE_UINT32(mouse_mode, QXLSurfaceCreate), | |
1988 | VMSTATE_UINT32(flags, QXLSurfaceCreate), | |
1989 | VMSTATE_UINT32(type, QXLSurfaceCreate), | |
1990 | VMSTATE_UINT64(mem, QXLSurfaceCreate), | |
1991 | VMSTATE_END_OF_LIST() | |
1992 | } | |
1993 | }; | |
1994 | ||
a19cbfb3 GH |
1995 | static VMStateDescription qxl_vmstate = { |
1996 | .name = "qxl", | |
1997 | .version_id = QXL_SAVE_VERSION, | |
1998 | .minimum_version_id = QXL_SAVE_VERSION, | |
1999 | .pre_save = qxl_pre_save, | |
2000 | .pre_load = qxl_pre_load, | |
2001 | .post_load = qxl_post_load, | |
2002 | .fields = (VMStateField []) { | |
2003 | VMSTATE_PCI_DEVICE(pci, PCIQXLDevice), | |
2004 | VMSTATE_STRUCT(vga, PCIQXLDevice, 0, vmstate_vga_common, VGACommonState), | |
2005 | VMSTATE_UINT32(shadow_rom.mode, PCIQXLDevice), | |
2006 | VMSTATE_UINT32(num_free_res, PCIQXLDevice), | |
2007 | VMSTATE_UINT32(last_release_offset, PCIQXLDevice), | |
2008 | VMSTATE_UINT32(mode, PCIQXLDevice), | |
2009 | VMSTATE_UINT32(ssd.unique, PCIQXLDevice), | |
b67737a6 GH |
2010 | VMSTATE_INT32_EQUAL(num_memslots, PCIQXLDevice), |
2011 | VMSTATE_STRUCT_ARRAY(guest_slots, PCIQXLDevice, NUM_MEMSLOTS, 0, | |
2012 | qxl_memslot, struct guest_slots), | |
2013 | VMSTATE_STRUCT(guest_primary.surface, PCIQXLDevice, 0, | |
2014 | qxl_surface, QXLSurfaceCreate), | |
2015 | VMSTATE_INT32_EQUAL(num_surfaces, PCIQXLDevice), | |
2016 | VMSTATE_ARRAY(guest_surfaces.cmds, PCIQXLDevice, NUM_SURFACES, 0, | |
2017 | vmstate_info_uint64, uint64_t), | |
2018 | VMSTATE_UINT64(guest_cursor, PCIQXLDevice), | |
a19cbfb3 GH |
2019 | VMSTATE_END_OF_LIST() |
2020 | }, | |
a19cbfb3 GH |
2021 | }; |
2022 | ||
78e60ba5 GH |
2023 | static Property qxl_properties[] = { |
2024 | DEFINE_PROP_UINT32("ram_size", PCIQXLDevice, vga.vram_size, | |
2025 | 64 * 1024 * 1024), | |
6f2b175a | 2026 | DEFINE_PROP_UINT32("vram_size", PCIQXLDevice, vram32_size, |
78e60ba5 GH |
2027 | 64 * 1024 * 1024), |
2028 | DEFINE_PROP_UINT32("revision", PCIQXLDevice, revision, | |
2029 | QXL_DEFAULT_REVISION), | |
2030 | DEFINE_PROP_UINT32("debug", PCIQXLDevice, debug, 0), | |
2031 | DEFINE_PROP_UINT32("guestdebug", PCIQXLDevice, guestdebug, 0), | |
2032 | DEFINE_PROP_UINT32("cmdlog", PCIQXLDevice, cmdlog, 0), | |
017438ee | 2033 | DEFINE_PROP_UINT32("ram_size_mb", PCIQXLDevice, ram_size_mb, -1), |
79ce3567 AL |
2034 | DEFINE_PROP_UINT32("vram_size_mb", PCIQXLDevice, vram32_size_mb, -1), |
2035 | DEFINE_PROP_UINT32("vram64_size_mb", PCIQXLDevice, vram_size_mb, -1), | |
78e60ba5 GH |
2036 | DEFINE_PROP_END_OF_LIST(), |
2037 | }; | |
2038 | ||
40021f08 AL |
2039 | static void qxl_primary_class_init(ObjectClass *klass, void *data) |
2040 | { | |
39bffca2 | 2041 | DeviceClass *dc = DEVICE_CLASS(klass); |
40021f08 AL |
2042 | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); |
2043 | ||
2044 | k->no_hotplug = 1; | |
2045 | k->init = qxl_init_primary; | |
2046 | k->romfile = "vgabios-qxl.bin"; | |
2047 | k->vendor_id = REDHAT_PCI_VENDOR_ID; | |
2048 | k->device_id = QXL_DEVICE_ID_STABLE; | |
2049 | k->class_id = PCI_CLASS_DISPLAY_VGA; | |
39bffca2 AL |
2050 | dc->desc = "Spice QXL GPU (primary, vga compatible)"; |
2051 | dc->reset = qxl_reset_handler; | |
2052 | dc->vmsd = &qxl_vmstate; | |
2053 | dc->props = qxl_properties; | |
40021f08 AL |
2054 | } |
2055 | ||
39bffca2 AL |
2056 | static TypeInfo qxl_primary_info = { |
2057 | .name = "qxl-vga", | |
2058 | .parent = TYPE_PCI_DEVICE, | |
2059 | .instance_size = sizeof(PCIQXLDevice), | |
2060 | .class_init = qxl_primary_class_init, | |
a19cbfb3 GH |
2061 | }; |
2062 | ||
40021f08 AL |
2063 | static void qxl_secondary_class_init(ObjectClass *klass, void *data) |
2064 | { | |
39bffca2 | 2065 | DeviceClass *dc = DEVICE_CLASS(klass); |
40021f08 AL |
2066 | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); |
2067 | ||
2068 | k->init = qxl_init_secondary; | |
2069 | k->vendor_id = REDHAT_PCI_VENDOR_ID; | |
2070 | k->device_id = QXL_DEVICE_ID_STABLE; | |
2071 | k->class_id = PCI_CLASS_DISPLAY_OTHER; | |
39bffca2 AL |
2072 | dc->desc = "Spice QXL GPU (secondary)"; |
2073 | dc->reset = qxl_reset_handler; | |
2074 | dc->vmsd = &qxl_vmstate; | |
2075 | dc->props = qxl_properties; | |
40021f08 AL |
2076 | } |
2077 | ||
39bffca2 AL |
2078 | static TypeInfo qxl_secondary_info = { |
2079 | .name = "qxl", | |
2080 | .parent = TYPE_PCI_DEVICE, | |
2081 | .instance_size = sizeof(PCIQXLDevice), | |
2082 | .class_init = qxl_secondary_class_init, | |
a19cbfb3 GH |
2083 | }; |
2084 | ||
83f7d43a | 2085 | static void qxl_register_types(void) |
a19cbfb3 | 2086 | { |
39bffca2 AL |
2087 | type_register_static(&qxl_primary_info); |
2088 | type_register_static(&qxl_secondary_info); | |
a19cbfb3 GH |
2089 | } |
2090 | ||
83f7d43a | 2091 | type_init(qxl_register_types) |