]>
Commit | Line | Data |
---|---|---|
fbbdf983 GX |
1 | /* |
2 | * Generic PKUnity SoC machine and board descriptor | |
3 | * | |
4 | * Copyright (C) 2010-2012 Guan Xuetao | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation, or any later version. | |
9 | * See the COPYING file in the top-level directory. | |
10 | */ | |
077805fa PB |
11 | |
12 | #include "qemu-common.h" | |
28ecbaee | 13 | #include "ui/console.h" |
fbbdf983 | 14 | #include "elf.h" |
022c62cb | 15 | #include "exec/address-spaces.h" |
83c9f4ca PB |
16 | #include "hw/sysbus.h" |
17 | #include "hw/boards.h" | |
18 | #include "hw/loader.h" | |
19 | #include "hw/pc.h" | |
fbbdf983 GX |
20 | |
21 | #undef DEBUG_PUV3 | |
83c9f4ca | 22 | #include "hw/puv3.h" |
fbbdf983 GX |
23 | |
24 | #define KERNEL_LOAD_ADDR 0x03000000 | |
25 | #define KERNEL_MAX_SIZE 0x00800000 /* Just a guess */ | |
26 | ||
5c8556a6 GX |
27 | static void puv3_intc_cpu_handler(void *opaque, int irq, int level) |
28 | { | |
d8ed887b AF |
29 | UniCore32CPU *cpu = opaque; |
30 | CPUUniCore32State *env = &cpu->env; | |
31 | CPUState *cs = CPU(cpu); | |
5c8556a6 GX |
32 | |
33 | assert(irq == 0); | |
34 | if (level) { | |
35 | cpu_interrupt(env, CPU_INTERRUPT_HARD); | |
36 | } else { | |
d8ed887b | 37 | cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD); |
5c8556a6 GX |
38 | } |
39 | } | |
40 | ||
fbbdf983 GX |
41 | static void puv3_soc_init(CPUUniCore32State *env) |
42 | { | |
5c8556a6 GX |
43 | qemu_irq *cpu_intc, irqs[PUV3_IRQS_NR]; |
44 | DeviceState *dev; | |
79683f61 | 45 | MemoryRegion *i8042 = g_new(MemoryRegion, 1); |
5c8556a6 GX |
46 | int i; |
47 | ||
48 | /* Initialize interrupt controller */ | |
d8ed887b AF |
49 | cpu_intc = qemu_allocate_irqs(puv3_intc_cpu_handler, |
50 | uc32_env_get_cpu(env), 1); | |
5c8556a6 GX |
51 | dev = sysbus_create_simple("puv3_intc", PUV3_INTC_BASE, *cpu_intc); |
52 | for (i = 0; i < PUV3_IRQS_NR; i++) { | |
53 | irqs[i] = qdev_get_gpio_in(dev, i); | |
54 | } | |
56d07a90 GX |
55 | |
56 | /* Initialize minimal necessary devices for kernel booting */ | |
f716c197 | 57 | sysbus_create_simple("puv3_pm", PUV3_PM_BASE, NULL); |
1ea34899 | 58 | sysbus_create_simple("puv3_dma", PUV3_DMA_BASE, NULL); |
56d07a90 | 59 | sysbus_create_simple("puv3_ost", PUV3_OST_BASE, irqs[PUV3_IRQS_OST0]); |
a89d01c1 GX |
60 | sysbus_create_varargs("puv3_gpio", PUV3_GPIO_BASE, |
61 | irqs[PUV3_IRQS_GPIOLOW0], irqs[PUV3_IRQS_GPIOLOW1], | |
62 | irqs[PUV3_IRQS_GPIOLOW2], irqs[PUV3_IRQS_GPIOLOW3], | |
63 | irqs[PUV3_IRQS_GPIOLOW4], irqs[PUV3_IRQS_GPIOLOW5], | |
64 | irqs[PUV3_IRQS_GPIOLOW6], irqs[PUV3_IRQS_GPIOLOW7], | |
65 | irqs[PUV3_IRQS_GPIOHIGH], NULL); | |
79683f61 GX |
66 | |
67 | /* Keyboard (i8042), mouse disabled for nographic */ | |
68 | i8042_mm_init(irqs[PUV3_IRQS_PS2_KBD], NULL, i8042, PUV3_REGS_OFFSET, 4); | |
69 | memory_region_add_subregion(get_system_memory(), PUV3_PS2_BASE, i8042); | |
fbbdf983 GX |
70 | } |
71 | ||
72 | static void puv3_board_init(CPUUniCore32State *env, ram_addr_t ram_size) | |
73 | { | |
74 | MemoryRegion *ram_memory = g_new(MemoryRegion, 1); | |
75 | ||
76 | /* SDRAM at address zero. */ | |
77 | memory_region_init_ram(ram_memory, "puv3.ram", ram_size); | |
78 | vmstate_register_ram_global(ram_memory); | |
79 | memory_region_add_subregion(get_system_memory(), 0, ram_memory); | |
80 | } | |
81 | ||
82 | static void puv3_load_kernel(const char *kernel_filename) | |
83 | { | |
84 | int size; | |
85 | ||
86 | assert(kernel_filename != NULL); | |
87 | ||
88 | /* only zImage format supported */ | |
89 | size = load_image_targphys(kernel_filename, KERNEL_LOAD_ADDR, | |
90 | KERNEL_MAX_SIZE); | |
91 | if (size < 0) { | |
92 | hw_error("Load kernel error: '%s'\n", kernel_filename); | |
93 | } | |
94 | ||
95 | /* cheat curses that we have a graphic console, only under ocd console */ | |
96 | graphic_console_init(NULL, NULL, NULL, NULL, NULL); | |
97 | } | |
98 | ||
5f072e1f | 99 | static void puv3_init(QEMUMachineInitArgs *args) |
fbbdf983 | 100 | { |
5f072e1f EH |
101 | ram_addr_t ram_size = args->ram_size; |
102 | const char *cpu_model = args->cpu_model; | |
103 | const char *kernel_filename = args->kernel_filename; | |
104 | const char *initrd_filename = args->initrd_filename; | |
fbbdf983 GX |
105 | CPUUniCore32State *env; |
106 | ||
107 | if (initrd_filename) { | |
108 | hw_error("Please use kernel built-in initramdisk.\n"); | |
109 | } | |
110 | ||
111 | if (!cpu_model) { | |
112 | cpu_model = "UniCore-II"; | |
113 | } | |
114 | ||
115 | env = cpu_init(cpu_model); | |
116 | if (!env) { | |
117 | hw_error("Unable to find CPU definition\n"); | |
118 | } | |
119 | ||
120 | puv3_soc_init(env); | |
121 | puv3_board_init(env, ram_size); | |
122 | puv3_load_kernel(kernel_filename); | |
123 | } | |
124 | ||
125 | static QEMUMachine puv3_machine = { | |
126 | .name = "puv3", | |
127 | .desc = "PKUnity Version-3 based on UniCore32", | |
128 | .init = puv3_init, | |
220c2147 | 129 | .is_default = 1, |
e4ada29e | 130 | DEFAULT_MACHINE_OPTIONS, |
fbbdf983 GX |
131 | }; |
132 | ||
133 | static void puv3_machine_init(void) | |
134 | { | |
135 | qemu_register_machine(&puv3_machine); | |
136 | } | |
137 | ||
138 | machine_init(puv3_machine_init) |