]>
Commit | Line | Data |
---|---|---|
79b97bf2 JQ |
1 | /* |
2 | * QEMU ISA MM VGA Emulator. | |
3 | * | |
4 | * Copyright (c) 2003 Fabrice Bellard | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
24 | #include "hw.h" | |
25 | #include "console.h" | |
26 | #include "pc.h" | |
27 | #include "vga_int.h" | |
28 | #include "pixel_ops.h" | |
29 | #include "qemu-timer.h" | |
b1950430 | 30 | #include "exec-memory.h" |
79b97bf2 JQ |
31 | |
32 | typedef struct ISAVGAMMState { | |
33 | VGACommonState vga; | |
34 | int it_shift; | |
35 | } ISAVGAMMState; | |
36 | ||
37 | /* Memory mapped interface */ | |
c227f099 | 38 | static uint32_t vga_mm_readb (void *opaque, target_phys_addr_t addr) |
79b97bf2 JQ |
39 | { |
40 | ISAVGAMMState *s = opaque; | |
41 | ||
42 | return vga_ioport_read(&s->vga, addr >> s->it_shift) & 0xff; | |
43 | } | |
44 | ||
45 | static void vga_mm_writeb (void *opaque, | |
c227f099 | 46 | target_phys_addr_t addr, uint32_t value) |
79b97bf2 JQ |
47 | { |
48 | ISAVGAMMState *s = opaque; | |
49 | ||
50 | vga_ioport_write(&s->vga, addr >> s->it_shift, value & 0xff); | |
51 | } | |
52 | ||
c227f099 | 53 | static uint32_t vga_mm_readw (void *opaque, target_phys_addr_t addr) |
79b97bf2 JQ |
54 | { |
55 | ISAVGAMMState *s = opaque; | |
56 | ||
57 | return vga_ioport_read(&s->vga, addr >> s->it_shift) & 0xffff; | |
58 | } | |
59 | ||
60 | static void vga_mm_writew (void *opaque, | |
c227f099 | 61 | target_phys_addr_t addr, uint32_t value) |
79b97bf2 JQ |
62 | { |
63 | ISAVGAMMState *s = opaque; | |
64 | ||
65 | vga_ioport_write(&s->vga, addr >> s->it_shift, value & 0xffff); | |
66 | } | |
67 | ||
c227f099 | 68 | static uint32_t vga_mm_readl (void *opaque, target_phys_addr_t addr) |
79b97bf2 JQ |
69 | { |
70 | ISAVGAMMState *s = opaque; | |
71 | ||
72 | return vga_ioport_read(&s->vga, addr >> s->it_shift); | |
73 | } | |
74 | ||
75 | static void vga_mm_writel (void *opaque, | |
c227f099 | 76 | target_phys_addr_t addr, uint32_t value) |
79b97bf2 JQ |
77 | { |
78 | ISAVGAMMState *s = opaque; | |
79 | ||
80 | vga_ioport_write(&s->vga, addr >> s->it_shift, value); | |
81 | } | |
82 | ||
b1950430 AK |
83 | static const MemoryRegionOps vga_mm_ctrl_ops = { |
84 | .old_mmio = { | |
85 | .read = { | |
86 | vga_mm_readb, | |
87 | vga_mm_readw, | |
88 | vga_mm_readl, | |
89 | }, | |
90 | .write = { | |
91 | vga_mm_writeb, | |
92 | vga_mm_writew, | |
93 | vga_mm_writel, | |
94 | }, | |
95 | }, | |
96 | .endianness = DEVICE_NATIVE_ENDIAN, | |
79b97bf2 JQ |
97 | }; |
98 | ||
c227f099 AL |
99 | static void vga_mm_init(ISAVGAMMState *s, target_phys_addr_t vram_base, |
100 | target_phys_addr_t ctrl_base, int it_shift) | |
79b97bf2 | 101 | { |
b1950430 | 102 | MemoryRegion *s_ioport_ctrl, *vga_io_memory; |
79b97bf2 JQ |
103 | |
104 | s->it_shift = it_shift; | |
7267c094 | 105 | s_ioport_ctrl = g_malloc(sizeof(*s_ioport_ctrl)); |
b1950430 AK |
106 | memory_region_init_io(s_ioport_ctrl, &vga_mm_ctrl_ops, s, |
107 | "vga-mm-ctrl", 0x100000); | |
108 | ||
7267c094 | 109 | vga_io_memory = g_malloc(sizeof(*vga_io_memory)); |
b1950430 AK |
110 | /* XXX: endianness? */ |
111 | memory_region_init_io(vga_io_memory, &vga_mem_ops, &s->vga, | |
112 | "vga-mem", 0x20000); | |
79b97bf2 | 113 | |
0be71e32 | 114 | vmstate_register(NULL, 0, &vmstate_vga_common, s); |
79b97bf2 | 115 | |
b1950430 | 116 | memory_region_add_subregion(get_system_memory(), ctrl_base, s_ioport_ctrl); |
79b97bf2 | 117 | s->vga.bank_offset = 0; |
b1950430 AK |
118 | memory_region_add_subregion(get_system_memory(), |
119 | vram_base + 0x000a0000, vga_io_memory); | |
120 | memory_region_set_coalescing(vga_io_memory); | |
79b97bf2 JQ |
121 | } |
122 | ||
c227f099 AL |
123 | int isa_vga_mm_init(target_phys_addr_t vram_base, |
124 | target_phys_addr_t ctrl_base, int it_shift) | |
79b97bf2 JQ |
125 | { |
126 | ISAVGAMMState *s; | |
127 | ||
7267c094 | 128 | s = g_malloc0(sizeof(*s)); |
79b97bf2 JQ |
129 | |
130 | vga_common_init(&s->vga, VGA_RAM_SIZE); | |
131 | vga_mm_init(s, vram_base, ctrl_base, it_shift); | |
132 | ||
133 | s->vga.ds = graphic_console_init(s->vga.update, s->vga.invalidate, | |
134 | s->vga.screen_dump, s->vga.text_update, s); | |
135 | ||
fe7f9567 | 136 | vga_init_vbe(&s->vga); |
79b97bf2 JQ |
137 | return 0; |
138 | } |