]> git.proxmox.com Git - qemu.git/blame - linux-user/main.c
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
linux-user: Bump do_syscall() up to 8 syscall arguments
[qemu.git] / linux-user / main.c
CommitLineData
31e31b8a 1/*
93ac68bc 2 * qemu user main
5fafdf24 3 *
68d0f70e 4 * Copyright (c) 2003-2008 Fabrice Bellard
31e31b8a
FB		 5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
8167ee88 17 * along with this program; if not, see <http://www.gnu.org/licenses/>.
31e31b8a
FB		 18 */
19#include <stdlib.h>
20#include <stdio.h>
21#include <stdarg.h>
04369ff2 22#include <string.h>
31e31b8a 23#include <errno.h>
0ecfa993 24#include <unistd.h>
e441570f 25#include <sys/mman.h>
edf8e2af 26#include <sys/syscall.h>
703e0e89 27#include <sys/resource.h>
31e31b8a 28
3ef693a0 29#include "qemu.h"
ca10f867 30#include "qemu-common.h"
902b3d5c 31#include "cache-utils.h"
d5975363
PB		 32/* For tb_lock */
33#include "exec-all.h"
9002ec79 34#include "tcg.h"
29e922b6 35#include "qemu-timer.h"
04a6dfeb
AJ		 36#include "envlist.h"
37
3ef693a0 38#define DEBUG_LOGFILE "/tmp/qemu.log"
586314f2 39
d088d664
AJ		 40char *exec_path;
41
1b530a6d 42int singlestep;
379f6698 43unsigned long mmap_min_addr;
14f24e14 44#if defined(CONFIG_USE_GUEST_BASE)
379f6698
PB		 45unsigned long guest_base;
46int have_guest_base;
68a1c816 47unsigned long reserved_va;
379f6698 48#endif
1b530a6d 49
7ee2822c 50static const char *interp_prefix = CONFIG_QEMU_INTERP_PREFIX;
c5937220 51const char *qemu_uname_release = CONFIG_UNAME_RELEASE;
586314f2 52
9de5e440
FB		 53/* XXX: on x86 MAP_GROWSDOWN only works if ESP <= address + 32, so
54 we allocate a bigger stack. Need a better solution, for example
55 by remapping the process stack directly at the right place */
703e0e89 56unsigned long guest_stack_size = 8 * 1024 * 1024UL;
31e31b8a
FB		 57
58void gemu_log(const char *fmt, ...)
59{
60 va_list ap;
61
62 va_start(ap, fmt);
63 vfprintf(stderr, fmt, ap);
64 va_end(ap);
65}
66
8fcd3692 67#if defined(TARGET_I386)
a541f297 68int cpu_get_pic_interrupt(CPUState *env)
92ccca6a
FB		 69{
70 return -1;
71}
8fcd3692 72#endif
92ccca6a 73
28ab0e2e
FB		 74/* timers for rdtsc */
75
1dce7c3c 76#if 0
28ab0e2e
FB		 77
78static uint64_t emu_time;
79
80int64_t cpu_get_real_ticks(void)
81{
82 return emu_time++;
83}
84
85#endif
86
2f7bb878 87#if defined(CONFIG_USE_NPTL)
d5975363
PB		 88/***********************************************************/
89/* Helper routines for implementing atomic operations. */
90
91/* To implement exclusive operations we force all cpus to syncronise.
92 We don't require a full sync, only that no cpus are executing guest code.
93 The alternative is to map target atomic ops onto host equivalents,
94 which requires quite a lot of per host/target work. */
c2764719 95static pthread_mutex_t cpu_list_mutex = PTHREAD_MUTEX_INITIALIZER;
d5975363
PB		 96static pthread_mutex_t exclusive_lock = PTHREAD_MUTEX_INITIALIZER;
97static pthread_cond_t exclusive_cond = PTHREAD_COND_INITIALIZER;
98static pthread_cond_t exclusive_resume = PTHREAD_COND_INITIALIZER;
99static int pending_cpus;
100
101/* Make sure everything is in a consistent state for calling fork(). */
102void fork_start(void)
103{
d5975363
PB		 104 pthread_mutex_lock(&tb_lock);
105 pthread_mutex_lock(&exclusive_lock);
d032d1b4 106 mmap_fork_start();
d5975363
PB		 107}
108
109void fork_end(int child)
110{
d032d1b4 111 mmap_fork_end(child);
d5975363
PB		 112 if (child) {
113 /* Child processes created by fork() only have a single thread.
114 Discard information about the parent threads. */
115 first_cpu = thread_env;
116 thread_env->next_cpu = NULL;
117 pending_cpus = 0;
118 pthread_mutex_init(&exclusive_lock, NULL);
c2764719 119 pthread_mutex_init(&cpu_list_mutex, NULL);
d5975363
PB		 120 pthread_cond_init(&exclusive_cond, NULL);
121 pthread_cond_init(&exclusive_resume, NULL);
122 pthread_mutex_init(&tb_lock, NULL);
2b1319c8 123 gdbserver_fork(thread_env);
d5975363
PB		 124 } else {
125 pthread_mutex_unlock(&exclusive_lock);
126 pthread_mutex_unlock(&tb_lock);
127 }
d5975363
PB		 128}
129
130/* Wait for pending exclusive operations to complete. The exclusive lock
131 must be held. */
132static inline void exclusive_idle(void)
133{
134 while (pending_cpus) {
135 pthread_cond_wait(&exclusive_resume, &exclusive_lock);
136 }
137}
138
139/* Start an exclusive operation.
140 Must only be called from outside cpu_arm_exec. */
141static inline void start_exclusive(void)
142{
143 CPUState *other;
144 pthread_mutex_lock(&exclusive_lock);
145 exclusive_idle();
146
147 pending_cpus = 1;
148 /* Make all other cpus stop executing. */
149 for (other = first_cpu; other; other = other->next_cpu) {
150 if (other->running) {
151 pending_cpus++;
3098dba0 152 cpu_exit(other);
d5975363
PB		 153 }
154 }
155 if (pending_cpus > 1) {
156 pthread_cond_wait(&exclusive_cond, &exclusive_lock);
157 }
158}
159
160/* Finish an exclusive operation. */
161static inline void end_exclusive(void)
162{
163 pending_cpus = 0;
164 pthread_cond_broadcast(&exclusive_resume);
165 pthread_mutex_unlock(&exclusive_lock);
166}
167
168/* Wait for exclusive ops to finish, and begin cpu execution. */
169static inline void cpu_exec_start(CPUState *env)
170{
171 pthread_mutex_lock(&exclusive_lock);
172 exclusive_idle();
173 env->running = 1;
174 pthread_mutex_unlock(&exclusive_lock);
175}
176
177/* Mark cpu as not executing, and release pending exclusive ops. */
178static inline void cpu_exec_end(CPUState *env)
179{
180 pthread_mutex_lock(&exclusive_lock);
181 env->running = 0;
182 if (pending_cpus > 1) {
183 pending_cpus--;
184 if (pending_cpus == 1) {
185 pthread_cond_signal(&exclusive_cond);
186 }
187 }
188 exclusive_idle();
189 pthread_mutex_unlock(&exclusive_lock);
190}
c2764719
PB		 191
192void cpu_list_lock(void)
193{
194 pthread_mutex_lock(&cpu_list_mutex);
195}
196
197void cpu_list_unlock(void)
198{
199 pthread_mutex_unlock(&cpu_list_mutex);
200}
2f7bb878 201#else /* if !CONFIG_USE_NPTL */
d5975363
PB		 202/* These are no-ops because we are not threadsafe. */
203static inline void cpu_exec_start(CPUState *env)
204{
205}
206
207static inline void cpu_exec_end(CPUState *env)
208{
209}
210
211static inline void start_exclusive(void)
212{
213}
214
215static inline void end_exclusive(void)
216{
217}
218
219void fork_start(void)
220{
221}
222
223void fork_end(int child)
224{
2b1319c8
AJ		 225 if (child) {
226 gdbserver_fork(thread_env);
227 }
d5975363 228}
c2764719
PB		 229
230void cpu_list_lock(void)
231{
232}
233
234void cpu_list_unlock(void)
235{
236}
d5975363
PB		 237#endif
238
239
a541f297
FB		 240#ifdef TARGET_I386
241/***********************************************************/
242/* CPUX86 core interface */
243
02a1602e
FB		 244void cpu_smm_update(CPUState *env)
245{
246}
247
28ab0e2e
FB		 248uint64_t cpu_get_tsc(CPUX86State *env)
249{
250 return cpu_get_real_ticks();
251}
252
5fafdf24 253static void write_dt(void *ptr, unsigned long addr, unsigned long limit,
f4beb510 254 int flags)
6dbad63e 255{
f4beb510 256 unsigned int e1, e2;
53a5960a 257 uint32_t *p;
6dbad63e
FB		 258 e1 = (addr << 16) | (limit & 0xffff);
259 e2 = ((addr >> 16) & 0xff) | (addr & 0xff000000) | (limit & 0x000f0000);
f4beb510 260 e2 |= flags;
53a5960a 261 p = ptr;
d538e8f5 262 p[0] = tswap32(e1);
263 p[1] = tswap32(e2);
f4beb510
FB		 264}
265
e441570f 266static uint64_t *idt_table;
eb38c52c 267#ifdef TARGET_X86_64
d2fd1af7
FB		 268static void set_gate64(void *ptr, unsigned int type, unsigned int dpl,
269 uint64_t addr, unsigned int sel)
f4beb510 270{
4dbc422b 271 uint32_t *p, e1, e2;
f4beb510
FB		 272 e1 = (addr & 0xffff) | (sel << 16);
273 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
53a5960a 274 p = ptr;
4dbc422b
FB		 275 p[0] = tswap32(e1);
276 p[1] = tswap32(e2);
277 p[2] = tswap32(addr >> 32);
278 p[3] = 0;
6dbad63e 279}
d2fd1af7
FB		 280/* only dpl matters as we do only user space emulation */
281static void set_idt(int n, unsigned int dpl)
282{
283 set_gate64(idt_table + n * 2, 0, dpl, 0, 0);
284}
285#else
d2fd1af7
FB		 286static void set_gate(void *ptr, unsigned int type, unsigned int dpl,
287 uint32_t addr, unsigned int sel)
288{
4dbc422b 289 uint32_t *p, e1, e2;
d2fd1af7
FB		 290 e1 = (addr & 0xffff) | (sel << 16);
291 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
292 p = ptr;
4dbc422b
FB		 293 p[0] = tswap32(e1);
294 p[1] = tswap32(e2);
d2fd1af7
FB		 295}
296
f4beb510
FB		 297/* only dpl matters as we do only user space emulation */
298static void set_idt(int n, unsigned int dpl)
299{
300 set_gate(idt_table + n, 0, dpl, 0, 0);
301}
d2fd1af7 302#endif
31e31b8a 303
89e957e7 304void cpu_loop(CPUX86State *env)
1b6b029e 305{
bc8a22cc 306 int trapnr;
992f48a0 307 abi_ulong pc;
c227f099 308 target_siginfo_t info;
851e67a1 309
1b6b029e 310 for(;;) {
bc8a22cc 311 trapnr = cpu_x86_exec(env);
bc8a22cc 312 switch(trapnr) {
f4beb510 313 case 0x80:
d2fd1af7 314 /* linux syscall from int $0x80 */
5fafdf24
TS		 315 env->regs[R_EAX] = do_syscall(env,
316 env->regs[R_EAX],
f4beb510
FB		 317 env->regs[R_EBX],
318 env->regs[R_ECX],
319 env->regs[R_EDX],
320 env->regs[R_ESI],
321 env->regs[R_EDI],
5945cfcb
PM		 322 env->regs[R_EBP],
323 0, 0);
f4beb510 324 break;
d2fd1af7
FB		 325#ifndef TARGET_ABI32
326 case EXCP_SYSCALL:
5ba18547 327 /* linux syscall from syscall instruction */
d2fd1af7
FB		 328 env->regs[R_EAX] = do_syscall(env,
329 env->regs[R_EAX],
330 env->regs[R_EDI],
331 env->regs[R_ESI],
332 env->regs[R_EDX],
333 env->regs[10],
334 env->regs[8],
5945cfcb
PM		 335 env->regs[9],
336 0, 0);
d2fd1af7
FB		 337 env->eip = env->exception_next_eip;
338 break;
339#endif
f4beb510
FB		 340 case EXCP0B_NOSEG:
341 case EXCP0C_STACK:
342 info.si_signo = SIGBUS;
343 info.si_errno = 0;
344 info.si_code = TARGET_SI_KERNEL;
345 info._sifields._sigfault._addr = 0;
624f7979 346 queue_signal(env, info.si_signo, &info);
f4beb510 347 break;
1b6b029e 348 case EXCP0D_GPF:
d2fd1af7 349 /* XXX: potential problem if ABI32 */
84409ddb 350#ifndef TARGET_X86_64
851e67a1 351 if (env->eflags & VM_MASK) {
89e957e7 352 handle_vm86_fault(env);
84409ddb
JM		 353 } else
354#endif
355 {
f4beb510
FB		 356 info.si_signo = SIGSEGV;
357 info.si_errno = 0;
358 info.si_code = TARGET_SI_KERNEL;
359 info._sifields._sigfault._addr = 0;
624f7979 360 queue_signal(env, info.si_signo, &info);
1b6b029e
FB		 361 }
362 break;
b689bc57
FB		 363 case EXCP0E_PAGE:
364 info.si_signo = SIGSEGV;
365 info.si_errno = 0;
366 if (!(env->error_code & 1))
367 info.si_code = TARGET_SEGV_MAPERR;
368 else
369 info.si_code = TARGET_SEGV_ACCERR;
970a87a6 370 info._sifields._sigfault._addr = env->cr[2];
624f7979 371 queue_signal(env, info.si_signo, &info);
b689bc57 372 break;
9de5e440 373 case EXCP00_DIVZ:
84409ddb 374#ifndef TARGET_X86_64
bc8a22cc 375 if (env->eflags & VM_MASK) {
447db213 376 handle_vm86_trap(env, trapnr);
84409ddb
JM		 377 } else
378#endif
379 {
bc8a22cc
FB		 380 /* division by zero */
381 info.si_signo = SIGFPE;
382 info.si_errno = 0;
383 info.si_code = TARGET_FPE_INTDIV;
384 info._sifields._sigfault._addr = env->eip;
624f7979 385 queue_signal(env, info.si_signo, &info);
bc8a22cc 386 }
9de5e440 387 break;
01df040b 388 case EXCP01_DB:
447db213 389 case EXCP03_INT3:
84409ddb 390#ifndef TARGET_X86_64
447db213
FB		 391 if (env->eflags & VM_MASK) {
392 handle_vm86_trap(env, trapnr);
84409ddb
JM		 393 } else
394#endif
395 {
447db213
FB		 396 info.si_signo = SIGTRAP;
397 info.si_errno = 0;
01df040b 398 if (trapnr == EXCP01_DB) {
447db213
FB		 399 info.si_code = TARGET_TRAP_BRKPT;
400 info._sifields._sigfault._addr = env->eip;
401 } else {
402 info.si_code = TARGET_SI_KERNEL;
403 info._sifields._sigfault._addr = 0;
404 }
624f7979 405 queue_signal(env, info.si_signo, &info);
447db213
FB		 406 }
407 break;
9de5e440
FB		 408 case EXCP04_INTO:
409 case EXCP05_BOUND:
84409ddb 410#ifndef TARGET_X86_64
bc8a22cc 411 if (env->eflags & VM_MASK) {
447db213 412 handle_vm86_trap(env, trapnr);
84409ddb
JM		 413 } else
414#endif
415 {
bc8a22cc
FB		 416 info.si_signo = SIGSEGV;
417 info.si_errno = 0;
b689bc57 418 info.si_code = TARGET_SI_KERNEL;
bc8a22cc 419 info._sifields._sigfault._addr = 0;
624f7979 420 queue_signal(env, info.si_signo, &info);
bc8a22cc 421 }
9de5e440
FB		 422 break;
423 case EXCP06_ILLOP:
424 info.si_signo = SIGILL;
425 info.si_errno = 0;
426 info.si_code = TARGET_ILL_ILLOPN;
427 info._sifields._sigfault._addr = env->eip;
624f7979 428 queue_signal(env, info.si_signo, &info);
9de5e440
FB		 429 break;
430 case EXCP_INTERRUPT:
431 /* just indicate that signals should be handled asap */
432 break;
1fddef4b
FB		 433 case EXCP_DEBUG:
434 {
435 int sig;
436
437 sig = gdb_handlesig (env, TARGET_SIGTRAP);
438 if (sig)
439 {
440 info.si_signo = sig;
441 info.si_errno = 0;
442 info.si_code = TARGET_TRAP_BRKPT;
624f7979 443 queue_signal(env, info.si_signo, &info);
1fddef4b
FB		 444 }
445 }
446 break;
1b6b029e 447 default:
970a87a6 448 pc = env->segs[R_CS].base + env->eip;
5fafdf24 449 fprintf(stderr, "qemu: 0x%08lx: unhandled CPU exception 0x%x - aborting\n",
bc8a22cc 450 (long)pc, trapnr);
1b6b029e
FB		 451 abort();
452 }
66fb9763 453 process_pending_signals(env);
1b6b029e
FB		 454 }
455}
b346ff46
FB		 456#endif
457
458#ifdef TARGET_ARM
459
fbb4a2e3
PB		 460/* Handle a jump to the kernel code page. */
461static int
462do_kernel_trap(CPUARMState *env)
463{
464 uint32_t addr;
465 uint32_t cpsr;
466 uint32_t val;
467
468 switch (env->regs[15]) {
469 case 0xffff0fa0: /* __kernel_memory_barrier */
470 /* ??? No-op. Will need to do better for SMP. */
471 break;
472 case 0xffff0fc0: /* __kernel_cmpxchg */
d5975363
PB		 473 /* XXX: This only works between threads, not between processes.
474 It's probably possible to implement this with native host
475 operations. However things like ldrex/strex are much harder so
476 there's not much point trying. */
477 start_exclusive();
fbb4a2e3
PB		 478 cpsr = cpsr_read(env);
479 addr = env->regs[2];
480 /* FIXME: This should SEGV if the access fails. */
481 if (get_user_u32(val, addr))
482 val = ~env->regs[0];
483 if (val == env->regs[0]) {
484 val = env->regs[1];
485 /* FIXME: Check for segfaults. */
486 put_user_u32(val, addr);
487 env->regs[0] = 0;
488 cpsr |= CPSR_C;
489 } else {
490 env->regs[0] = -1;
491 cpsr &= ~CPSR_C;
492 }
493 cpsr_write(env, cpsr, CPSR_C);
d5975363 494 end_exclusive();
fbb4a2e3
PB		 495 break;
496 case 0xffff0fe0: /* __kernel_get_tls */
497 env->regs[0] = env->cp15.c13_tls2;
498 break;
499 default:
500 return 1;
501 }
502 /* Jump back to the caller. */
503 addr = env->regs[14];
504 if (addr & 1) {
505 env->thumb = 1;
506 addr &= ~1;
507 }
508 env->regs[15] = addr;
509
510 return 0;
511}
512
426f5abc
PB		 513static int do_strex(CPUARMState *env)
514{
515 uint32_t val;
516 int size;
517 int rc = 1;
518 int segv = 0;
519 uint32_t addr;
520 start_exclusive();
521 addr = env->exclusive_addr;
522 if (addr != env->exclusive_test) {
523 goto fail;
524 }
525 size = env->exclusive_info & 0xf;
526 switch (size) {
527 case 0:
528 segv = get_user_u8(val, addr);
529 break;
530 case 1:
531 segv = get_user_u16(val, addr);
532 break;
533 case 2:
534 case 3:
535 segv = get_user_u32(val, addr);
536 break;
f7001a3b
AJ		 537 default:
538 abort();
426f5abc
PB		 539 }
540 if (segv) {
541 env->cp15.c6_data = addr;
542 goto done;
543 }
544 if (val != env->exclusive_val) {
545 goto fail;
546 }
547 if (size == 3) {
548 segv = get_user_u32(val, addr + 4);
549 if (segv) {
550 env->cp15.c6_data = addr + 4;
551 goto done;
552 }
553 if (val != env->exclusive_high) {
554 goto fail;
555 }
556 }
557 val = env->regs[(env->exclusive_info >> 8) & 0xf];
558 switch (size) {
559 case 0:
560 segv = put_user_u8(val, addr);
561 break;
562 case 1:
563 segv = put_user_u16(val, addr);
564 break;
565 case 2:
566 case 3:
567 segv = put_user_u32(val, addr);
568 break;
569 }
570 if (segv) {
571 env->cp15.c6_data = addr;
572 goto done;
573 }
574 if (size == 3) {
575 val = env->regs[(env->exclusive_info >> 12) & 0xf];
2c9adbda 576 segv = put_user_u32(val, addr + 4);
426f5abc
PB		 577 if (segv) {
578 env->cp15.c6_data = addr + 4;
579 goto done;
580 }
581 }
582 rc = 0;
583fail:
725b8a69 584 env->regs[15] += 4;
426f5abc
PB		 585 env->regs[(env->exclusive_info >> 4) & 0xf] = rc;
586done:
587 end_exclusive();
588 return segv;
589}
590
b346ff46
FB		 591void cpu_loop(CPUARMState *env)
592{
593 int trapnr;
594 unsigned int n, insn;
c227f099 595 target_siginfo_t info;
b5ff1b31 596 uint32_t addr;
3b46e624 597
b346ff46 598 for(;;) {
d5975363 599 cpu_exec_start(env);
b346ff46 600 trapnr = cpu_arm_exec(env);
d5975363 601 cpu_exec_end(env);
b346ff46
FB		 602 switch(trapnr) {
603 case EXCP_UDEF:
c6981055
FB		 604 {
605 TaskState *ts = env->opaque;
606 uint32_t opcode;
6d9a42be 607 int rc;
c6981055
FB		 608
609 /* we handle the FPU emulation here, as Linux */
610 /* we get the opcode */
2f619698
FB		 611 /* FIXME - what to do if get_user() fails? */
612 get_user_u32(opcode, env->regs[15]);
3b46e624 613
6d9a42be
AJ		 614 rc = EmulateAll(opcode, &ts->fpa, env);
615 if (rc == 0) { /* illegal instruction */
c6981055
FB		 616 info.si_signo = SIGILL;
617 info.si_errno = 0;
618 info.si_code = TARGET_ILL_ILLOPN;
619 info._sifields._sigfault._addr = env->regs[15];
624f7979 620 queue_signal(env, info.si_signo, &info);
6d9a42be
AJ		 621 } else if (rc < 0) { /* FP exception */
622 int arm_fpe=0;
623
624 /* translate softfloat flags to FPSR flags */
625 if (-rc & float_flag_invalid)
626 arm_fpe |= BIT_IOC;
627 if (-rc & float_flag_divbyzero)
628 arm_fpe |= BIT_DZC;
629 if (-rc & float_flag_overflow)
630 arm_fpe |= BIT_OFC;
631 if (-rc & float_flag_underflow)
632 arm_fpe |= BIT_UFC;
633 if (-rc & float_flag_inexact)
634 arm_fpe |= BIT_IXC;
635
636 FPSR fpsr = ts->fpa.fpsr;
637 //printf("fpsr 0x%x, arm_fpe 0x%x\n",fpsr,arm_fpe);
638
639 if (fpsr & (arm_fpe << 16)) { /* exception enabled? */
640 info.si_signo = SIGFPE;
641 info.si_errno = 0;
642
643 /* ordered by priority, least first */
644 if (arm_fpe & BIT_IXC) info.si_code = TARGET_FPE_FLTRES;
645 if (arm_fpe & BIT_UFC) info.si_code = TARGET_FPE_FLTUND;
646 if (arm_fpe & BIT_OFC) info.si_code = TARGET_FPE_FLTOVF;
647 if (arm_fpe & BIT_DZC) info.si_code = TARGET_FPE_FLTDIV;
648 if (arm_fpe & BIT_IOC) info.si_code = TARGET_FPE_FLTINV;
649
650 info._sifields._sigfault._addr = env->regs[15];
624f7979 651 queue_signal(env, info.si_signo, &info);
6d9a42be
AJ		 652 } else {
653 env->regs[15] += 4;
654 }
655
656 /* accumulate unenabled exceptions */
657 if ((!(fpsr & BIT_IXE)) && (arm_fpe & BIT_IXC))
658 fpsr |= BIT_IXC;
659 if ((!(fpsr & BIT_UFE)) && (arm_fpe & BIT_UFC))
660 fpsr |= BIT_UFC;
661 if ((!(fpsr & BIT_OFE)) && (arm_fpe & BIT_OFC))
662 fpsr |= BIT_OFC;
663 if ((!(fpsr & BIT_DZE)) && (arm_fpe & BIT_DZC))
664 fpsr |= BIT_DZC;
665 if ((!(fpsr & BIT_IOE)) && (arm_fpe & BIT_IOC))
666 fpsr |= BIT_IOC;
667 ts->fpa.fpsr=fpsr;
668 } else { /* everything OK */
c6981055
FB		 669 /* increment PC */
670 env->regs[15] += 4;
671 }
672 }
b346ff46
FB		 673 break;
674 case EXCP_SWI:
06c949e6 675 case EXCP_BKPT:
b346ff46 676 {
ce4defa0 677 env->eabi = 1;
b346ff46 678 /* system call */
06c949e6
PB		 679 if (trapnr == EXCP_BKPT) {
680 if (env->thumb) {
2f619698
FB		 681 /* FIXME - what to do if get_user() fails? */
682 get_user_u16(insn, env->regs[15]);
06c949e6
PB		 683 n = insn & 0xff;
684 env->regs[15] += 2;
685 } else {
2f619698
FB		 686 /* FIXME - what to do if get_user() fails? */
687 get_user_u32(insn, env->regs[15]);
06c949e6
PB		 688 n = (insn & 0xf) | ((insn >> 4) & 0xff0);
689 env->regs[15] += 4;
690 }
192c7bd9 691 } else {
06c949e6 692 if (env->thumb) {
2f619698
FB		 693 /* FIXME - what to do if get_user() fails? */
694 get_user_u16(insn, env->regs[15] - 2);
06c949e6
PB		 695 n = insn & 0xff;
696 } else {
2f619698
FB		 697 /* FIXME - what to do if get_user() fails? */
698 get_user_u32(insn, env->regs[15] - 4);
06c949e6
PB		 699 n = insn & 0xffffff;
700 }
192c7bd9
FB		 701 }
702
6f1f31c0 703 if (n == ARM_NR_cacheflush) {
dcfd14b3 704 /* nop */
a4f81979
FB		 705 } else if (n == ARM_NR_semihosting
706 || n == ARM_NR_thumb_semihosting) {
707 env->regs[0] = do_arm_semihosting (env);
ce4defa0 708 } else if (n == 0 || n >= ARM_SYSCALL_BASE
192c7bd9 709 || (env->thumb && n == ARM_THUMB_SYSCALL)) {
b346ff46 710 /* linux syscall */
ce4defa0 711 if (env->thumb || n == 0) {
192c7bd9
FB		 712 n = env->regs[7];
713 } else {
714 n -= ARM_SYSCALL_BASE;
ce4defa0 715 env->eabi = 0;
192c7bd9 716 }
fbb4a2e3
PB		 717 if ( n > ARM_NR_BASE) {
718 switch (n) {
719 case ARM_NR_cacheflush:
dcfd14b3 720 /* nop */
fbb4a2e3
PB		 721 break;
722 case ARM_NR_set_tls:
723 cpu_set_tls(env, env->regs[0]);
724 env->regs[0] = 0;
725 break;
726 default:
727 gemu_log("qemu: Unsupported ARM syscall: 0x%x\n",
728 n);
729 env->regs[0] = -TARGET_ENOSYS;
730 break;
731 }
732 } else {
733 env->regs[0] = do_syscall(env,
734 n,
735 env->regs[0],
736 env->regs[1],
737 env->regs[2],
738 env->regs[3],
739 env->regs[4],
5945cfcb
PM		 740 env->regs[5],
741 0, 0);
fbb4a2e3 742 }
b346ff46
FB		 743 } else {
744 goto error;
745 }
746 }
747 break;
43fff238
FB		 748 case EXCP_INTERRUPT:
749 /* just indicate that signals should be handled asap */
750 break;
68016c62 751 case EXCP_PREFETCH_ABORT:
eae473c1 752 addr = env->cp15.c6_insn;
b5ff1b31 753 goto do_segv;
68016c62 754 case EXCP_DATA_ABORT:
eae473c1 755 addr = env->cp15.c6_data;
b5ff1b31
FB		 756 goto do_segv;
757 do_segv:
68016c62
FB		 758 {
759 info.si_signo = SIGSEGV;
760 info.si_errno = 0;
761 /* XXX: check env->error_code */
762 info.si_code = TARGET_SEGV_MAPERR;
b5ff1b31 763 info._sifields._sigfault._addr = addr;
624f7979 764 queue_signal(env, info.si_signo, &info);
68016c62
FB		 765 }
766 break;
1fddef4b
FB		 767 case EXCP_DEBUG:
768 {
769 int sig;
770
771 sig = gdb_handlesig (env, TARGET_SIGTRAP);
772 if (sig)
773 {
774 info.si_signo = sig;
775 info.si_errno = 0;
776 info.si_code = TARGET_TRAP_BRKPT;
624f7979 777 queue_signal(env, info.si_signo, &info);
1fddef4b
FB		 778 }
779 }
780 break;
fbb4a2e3
PB		 781 case EXCP_KERNEL_TRAP:
782 if (do_kernel_trap(env))
783 goto error;
784 break;
426f5abc
PB		 785 case EXCP_STREX:
786 if (do_strex(env)) {
787 addr = env->cp15.c6_data;
788 goto do_segv;
789 }
e9273455 790 break;
b346ff46
FB		 791 default:
792 error:
5fafdf24 793 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
b346ff46 794 trapnr);
7fe48483 795 cpu_dump_state(env, stderr, fprintf, 0);
b346ff46
FB		 796 abort();
797 }
798 process_pending_signals(env);
799 }
800}
801
802#endif
1b6b029e 803
d2fbca94
GX		 804#ifdef TARGET_UNICORE32
805
806void cpu_loop(CPUState *env)
807{
808 int trapnr;
809 unsigned int n, insn;
810 target_siginfo_t info;
811
812 for (;;) {
813 cpu_exec_start(env);
814 trapnr = uc32_cpu_exec(env);
815 cpu_exec_end(env);
816 switch (trapnr) {
817 case UC32_EXCP_PRIV:
818 {
819 /* system call */
820 get_user_u32(insn, env->regs[31] - 4);
821 n = insn & 0xffffff;
822
823 if (n >= UC32_SYSCALL_BASE) {
824 /* linux syscall */
825 n -= UC32_SYSCALL_BASE;
826 if (n == UC32_SYSCALL_NR_set_tls) {
827 cpu_set_tls(env, env->regs[0]);
828 env->regs[0] = 0;
829 } else {
830 env->regs[0] = do_syscall(env,
831 n,
832 env->regs[0],
833 env->regs[1],
834 env->regs[2],
835 env->regs[3],
836 env->regs[4],
5945cfcb
PM		 837 env->regs[5],
838 0, 0);
d2fbca94
GX		 839 }
840 } else {
841 goto error;
842 }
843 }
844 break;
845 case UC32_EXCP_TRAP:
846 info.si_signo = SIGSEGV;
847 info.si_errno = 0;
848 /* XXX: check env->error_code */
849 info.si_code = TARGET_SEGV_MAPERR;
850 info._sifields._sigfault._addr = env->cp0.c4_faultaddr;
851 queue_signal(env, info.si_signo, &info);
852 break;
853 case EXCP_INTERRUPT:
854 /* just indicate that signals should be handled asap */
855 break;
856 case EXCP_DEBUG:
857 {
858 int sig;
859
860 sig = gdb_handlesig(env, TARGET_SIGTRAP);
861 if (sig) {
862 info.si_signo = sig;
863 info.si_errno = 0;
864 info.si_code = TARGET_TRAP_BRKPT;
865 queue_signal(env, info.si_signo, &info);
866 }
867 }
868 break;
869 default:
870 goto error;
871 }
872 process_pending_signals(env);
873 }
874
875error:
876 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n", trapnr);
877 cpu_dump_state(env, stderr, fprintf, 0);
878 abort();
879}
880#endif
881
93ac68bc 882#ifdef TARGET_SPARC
ed23fbd9 883#define SPARC64_STACK_BIAS 2047
93ac68bc 884
060366c5
FB		 885//#define DEBUG_WIN
886
2623cbaf
FB		 887/* WARNING: dealing with register windows _is_ complicated. More info
888 can be found at http://www.sics.se/~psm/sparcstack.html */
060366c5
FB		 889static inline int get_reg_index(CPUSPARCState *env, int cwp, int index)
890{
1a14026e 891 index = (index + cwp * 16) % (16 * env->nwindows);
060366c5
FB		 892 /* wrap handling : if cwp is on the last window, then we use the
893 registers 'after' the end */
1a14026e
BS		 894 if (index < 8 && env->cwp == env->nwindows - 1)
895 index += 16 * env->nwindows;
060366c5
FB		 896 return index;
897}
898
2623cbaf
FB		 899/* save the register window 'cwp1' */
900static inline void save_window_offset(CPUSPARCState *env, int cwp1)
060366c5 901{
2623cbaf 902 unsigned int i;
992f48a0 903 abi_ulong sp_ptr;
3b46e624 904
53a5960a 905 sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
ed23fbd9
BS		 906#ifdef TARGET_SPARC64
907 if (sp_ptr & 3)
908 sp_ptr += SPARC64_STACK_BIAS;
909#endif
060366c5 910#if defined(DEBUG_WIN)
2daf0284
BS		 911 printf("win_overflow: sp_ptr=0x" TARGET_ABI_FMT_lx " save_cwp=%d\n",
912 sp_ptr, cwp1);
060366c5 913#endif
2623cbaf 914 for(i = 0; i < 16; i++) {
2f619698
FB		 915 /* FIXME - what to do if put_user() fails? */
916 put_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
992f48a0 917 sp_ptr += sizeof(abi_ulong);
2623cbaf 918 }
060366c5
FB		 919}
920
921static void save_window(CPUSPARCState *env)
922{
5ef54116 923#ifndef TARGET_SPARC64
2623cbaf 924 unsigned int new_wim;
1a14026e
BS		 925 new_wim = ((env->wim >> 1) | (env->wim << (env->nwindows - 1))) &
926 ((1LL << env->nwindows) - 1);
927 save_window_offset(env, cpu_cwp_dec(env, env->cwp - 2));
2623cbaf 928 env->wim = new_wim;
5ef54116 929#else
1a14026e 930 save_window_offset(env, cpu_cwp_dec(env, env->cwp - 2));
5ef54116
FB		 931 env->cansave++;
932 env->canrestore--;
933#endif
060366c5
FB		 934}
935
936static void restore_window(CPUSPARCState *env)
937{
eda52953
BS		 938#ifndef TARGET_SPARC64
939 unsigned int new_wim;
940#endif
941 unsigned int i, cwp1;
992f48a0 942 abi_ulong sp_ptr;
3b46e624 943
eda52953 944#ifndef TARGET_SPARC64
1a14026e
BS		 945 new_wim = ((env->wim << 1) | (env->wim >> (env->nwindows - 1))) &
946 ((1LL << env->nwindows) - 1);
eda52953 947#endif
3b46e624 948
060366c5 949 /* restore the invalid window */
1a14026e 950 cwp1 = cpu_cwp_inc(env, env->cwp + 1);
53a5960a 951 sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
ed23fbd9
BS		 952#ifdef TARGET_SPARC64
953 if (sp_ptr & 3)
954 sp_ptr += SPARC64_STACK_BIAS;
955#endif
060366c5 956#if defined(DEBUG_WIN)
2daf0284
BS		 957 printf("win_underflow: sp_ptr=0x" TARGET_ABI_FMT_lx " load_cwp=%d\n",
958 sp_ptr, cwp1);
060366c5 959#endif
2623cbaf 960 for(i = 0; i < 16; i++) {
2f619698
FB		 961 /* FIXME - what to do if get_user() fails? */
962 get_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
992f48a0 963 sp_ptr += sizeof(abi_ulong);
2623cbaf 964 }
5ef54116
FB		 965#ifdef TARGET_SPARC64
966 env->canrestore++;
1a14026e
BS		 967 if (env->cleanwin < env->nwindows - 1)
968 env->cleanwin++;
5ef54116 969 env->cansave--;
eda52953
BS		 970#else
971 env->wim = new_wim;
5ef54116 972#endif
060366c5
FB		 973}
974
975static void flush_windows(CPUSPARCState *env)
976{
977 int offset, cwp1;
2623cbaf
FB		 978
979 offset = 1;
060366c5
FB		 980 for(;;) {
981 /* if restore would invoke restore_window(), then we can stop */
1a14026e 982 cwp1 = cpu_cwp_inc(env, env->cwp + offset);
eda52953 983#ifndef TARGET_SPARC64
060366c5
FB		 984 if (env->wim & (1 << cwp1))
985 break;
eda52953
BS		 986#else
987 if (env->canrestore == 0)
988 break;
989 env->cansave++;
990 env->canrestore--;
991#endif
2623cbaf 992 save_window_offset(env, cwp1);
060366c5
FB		 993 offset++;
994 }
1a14026e 995 cwp1 = cpu_cwp_inc(env, env->cwp + 1);
eda52953
BS		 996#ifndef TARGET_SPARC64
997 /* set wim so that restore will reload the registers */
2623cbaf 998 env->wim = 1 << cwp1;
eda52953 999#endif
2623cbaf
FB		 1000#if defined(DEBUG_WIN)
1001 printf("flush_windows: nb=%d\n", offset - 1);
80a9d035 1002#endif
2623cbaf 1003}
060366c5 1004
93ac68bc
FB		 1005void cpu_loop (CPUSPARCState *env)
1006{
2cc20260
RH		 1007 int trapnr;
1008 abi_long ret;
c227f099 1009 target_siginfo_t info;
3b46e624 1010
060366c5
FB		 1011 while (1) {
1012 trapnr = cpu_sparc_exec (env);
3b46e624 1013
060366c5 1014 switch (trapnr) {
5ef54116 1015#ifndef TARGET_SPARC64
5fafdf24 1016 case 0x88:
060366c5 1017 case 0x90:
5ef54116 1018#else
cb33da57 1019 case 0x110:
5ef54116
FB		 1020 case 0x16d:
1021#endif
060366c5 1022 ret = do_syscall (env, env->gregs[1],
5fafdf24
TS		 1023 env->regwptr[0], env->regwptr[1],
1024 env->regwptr[2], env->regwptr[3],
5945cfcb
PM		 1025 env->regwptr[4], env->regwptr[5],
1026 0, 0);
2cc20260 1027 if ((abi_ulong)ret >= (abi_ulong)(-515)) {
992f48a0 1028#if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
27908725
FB		 1029 env->xcc |= PSR_CARRY;
1030#else
060366c5 1031 env->psr |= PSR_CARRY;
27908725 1032#endif
060366c5
FB		 1033 ret = -ret;
1034 } else {
992f48a0 1035#if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
27908725
FB		 1036 env->xcc &= ~PSR_CARRY;
1037#else
060366c5 1038 env->psr &= ~PSR_CARRY;
27908725 1039#endif
060366c5
FB		 1040 }
1041 env->regwptr[0] = ret;
1042 /* next instruction */
1043 env->pc = env->npc;
1044 env->npc = env->npc + 4;
1045 break;
1046 case 0x83: /* flush windows */
992f48a0
BS		 1047#ifdef TARGET_ABI32
1048 case 0x103:
1049#endif
2623cbaf 1050 flush_windows(env);
060366c5
FB		 1051 /* next instruction */
1052 env->pc = env->npc;
1053 env->npc = env->npc + 4;
1054 break;
3475187d 1055#ifndef TARGET_SPARC64
060366c5
FB		 1056 case TT_WIN_OVF: /* window overflow */
1057 save_window(env);
1058 break;
1059 case TT_WIN_UNF: /* window underflow */
1060 restore_window(env);
1061 break;
61ff6f58
FB		 1062 case TT_TFAULT:
1063 case TT_DFAULT:
1064 {
1065 info.si_signo = SIGSEGV;
1066 info.si_errno = 0;
1067 /* XXX: check env->error_code */
1068 info.si_code = TARGET_SEGV_MAPERR;
1069 info._sifields._sigfault._addr = env->mmuregs[4];
624f7979 1070 queue_signal(env, info.si_signo, &info);
61ff6f58
FB		 1071 }
1072 break;
3475187d 1073#else
5ef54116
FB		 1074 case TT_SPILL: /* window overflow */
1075 save_window(env);
1076 break;
1077 case TT_FILL: /* window underflow */
1078 restore_window(env);
1079 break;
7f84a729
BS		 1080 case TT_TFAULT:
1081 case TT_DFAULT:
1082 {
1083 info.si_signo = SIGSEGV;
1084 info.si_errno = 0;
1085 /* XXX: check env->error_code */
1086 info.si_code = TARGET_SEGV_MAPERR;
1087 if (trapnr == TT_DFAULT)
1088 info._sifields._sigfault._addr = env->dmmuregs[4];
1089 else
8194f35a 1090 info._sifields._sigfault._addr = cpu_tsptr(env)->tpc;
624f7979 1091 queue_signal(env, info.si_signo, &info);
7f84a729
BS		 1092 }
1093 break;
27524dc3 1094#ifndef TARGET_ABI32
5bfb56b2
BS		 1095 case 0x16e:
1096 flush_windows(env);
1097 sparc64_get_context(env);
1098 break;
1099 case 0x16f:
1100 flush_windows(env);
1101 sparc64_set_context(env);
1102 break;
27524dc3 1103#endif
3475187d 1104#endif
48dc41eb
FB		 1105 case EXCP_INTERRUPT:
1106 /* just indicate that signals should be handled asap */
1107 break;
1fddef4b
FB		 1108 case EXCP_DEBUG:
1109 {
1110 int sig;
1111
1112 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1113 if (sig)
1114 {
1115 info.si_signo = sig;
1116 info.si_errno = 0;
1117 info.si_code = TARGET_TRAP_BRKPT;
624f7979 1118 queue_signal(env, info.si_signo, &info);
1fddef4b
FB		 1119 }
1120 }
1121 break;
060366c5
FB		 1122 default:
1123 printf ("Unhandled trap: 0x%x\n", trapnr);
7fe48483 1124 cpu_dump_state(env, stderr, fprintf, 0);
060366c5
FB		 1125 exit (1);
1126 }
1127 process_pending_signals (env);
1128 }
93ac68bc
FB		 1129}
1130
1131#endif
1132
67867308 1133#ifdef TARGET_PPC
9fddaa0c
FB		 1134static inline uint64_t cpu_ppc_get_tb (CPUState *env)
1135{
1136 /* TO FIX */
1137 return 0;
1138}
3b46e624 1139
e3ea6529 1140uint64_t cpu_ppc_load_tbl (CPUState *env)
9fddaa0c 1141{
e3ea6529 1142 return cpu_ppc_get_tb(env);
9fddaa0c 1143}
3b46e624 1144
9fddaa0c
FB		 1145uint32_t cpu_ppc_load_tbu (CPUState *env)
1146{
1147 return cpu_ppc_get_tb(env) >> 32;
1148}
3b46e624 1149
b711de95 1150uint64_t cpu_ppc_load_atbl (CPUState *env)
9fddaa0c 1151{
b711de95 1152 return cpu_ppc_get_tb(env);
9fddaa0c 1153}
5fafdf24 1154
a062e36c 1155uint32_t cpu_ppc_load_atbu (CPUState *env)
9fddaa0c 1156{
a062e36c 1157 return cpu_ppc_get_tb(env) >> 32;
9fddaa0c 1158}
76a66253 1159
76a66253
JM		 1160uint32_t cpu_ppc601_load_rtcu (CPUState *env)
1161__attribute__ (( alias ("cpu_ppc_load_tbu") ));
1162
76a66253 1163uint32_t cpu_ppc601_load_rtcl (CPUState *env)
9fddaa0c 1164{
76a66253 1165 return cpu_ppc_load_tbl(env) & 0x3FFFFF80;
9fddaa0c 1166}
76a66253 1167
a750fc0b 1168/* XXX: to be fixed */
73b01960 1169int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp)
a750fc0b
JM		 1170{
1171 return -1;
1172}
1173
73b01960 1174int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val)
a750fc0b
JM		 1175{
1176 return -1;
1177}
1178
001faf32
BS		 1179#define EXCP_DUMP(env, fmt, ...) \
1180do { \
1181 fprintf(stderr, fmt , ## __VA_ARGS__); \
1182 cpu_dump_state(env, stderr, fprintf, 0); \
1183 qemu_log(fmt, ## __VA_ARGS__); \
430c7ec7 1184 if (logfile) \
1185 log_cpu_state(env, 0); \
e1833e1f
JM		 1186} while (0)
1187
56f066bb
NF		 1188static int do_store_exclusive(CPUPPCState *env)
1189{
1190 target_ulong addr;
1191 target_ulong page_addr;
1192 target_ulong val;
1193 int flags;
1194 int segv = 0;
1195
1196 addr = env->reserve_ea;
1197 page_addr = addr & TARGET_PAGE_MASK;
1198 start_exclusive();
1199 mmap_lock();
1200 flags = page_get_flags(page_addr);
1201 if ((flags & PAGE_READ) == 0) {
1202 segv = 1;
1203 } else {
1204 int reg = env->reserve_info & 0x1f;
1205 int size = (env->reserve_info >> 5) & 0xf;
1206 int stored = 0;
1207
1208 if (addr == env->reserve_addr) {
1209 switch (size) {
1210 case 1: segv = get_user_u8(val, addr); break;
1211 case 2: segv = get_user_u16(val, addr); break;
1212 case 4: segv = get_user_u32(val, addr); break;
1213#if defined(TARGET_PPC64)
1214 case 8: segv = get_user_u64(val, addr); break;
1215#endif
1216 default: abort();
1217 }
1218 if (!segv && val == env->reserve_val) {
1219 val = env->gpr[reg];
1220 switch (size) {
1221 case 1: segv = put_user_u8(val, addr); break;
1222 case 2: segv = put_user_u16(val, addr); break;
1223 case 4: segv = put_user_u32(val, addr); break;
1224#if defined(TARGET_PPC64)
1225 case 8: segv = put_user_u64(val, addr); break;
1226#endif
1227 default: abort();
1228 }
1229 if (!segv) {
1230 stored = 1;
1231 }
1232 }
1233 }
1234 env->crf[0] = (stored << 1) | xer_so;
1235 env->reserve_addr = (target_ulong)-1;
1236 }
1237 if (!segv) {
1238 env->nip += 4;
1239 }
1240 mmap_unlock();
1241 end_exclusive();
1242 return segv;
1243}
1244
67867308
FB		 1245void cpu_loop(CPUPPCState *env)
1246{
c227f099 1247 target_siginfo_t info;
61190b14
FB		 1248 int trapnr;
1249 uint32_t ret;
3b46e624 1250
67867308 1251 for(;;) {
56f066bb 1252 cpu_exec_start(env);
67867308 1253 trapnr = cpu_ppc_exec(env);
56f066bb 1254 cpu_exec_end(env);
67867308 1255 switch(trapnr) {
e1833e1f
JM		 1256 case POWERPC_EXCP_NONE:
1257 /* Just go on */
67867308 1258 break;
e1833e1f
JM		 1259 case POWERPC_EXCP_CRITICAL: /* Critical input */
1260 cpu_abort(env, "Critical interrupt while in user mode. "
1261 "Aborting\n");
61190b14 1262 break;
e1833e1f
JM		 1263 case POWERPC_EXCP_MCHECK: /* Machine check exception */
1264 cpu_abort(env, "Machine check exception while in user mode. "
1265 "Aborting\n");
1266 break;
1267 case POWERPC_EXCP_DSI: /* Data storage exception */
90e189ec 1268 EXCP_DUMP(env, "Invalid data memory access: 0x" TARGET_FMT_lx "\n",
e1833e1f
JM		 1269 env->spr[SPR_DAR]);
1270 /* XXX: check this. Seems bugged */
2be0071f
FB		 1271 switch (env->error_code & 0xFF000000) {
1272 case 0x40000000:
61190b14
FB		 1273 info.si_signo = TARGET_SIGSEGV;
1274 info.si_errno = 0;
1275 info.si_code = TARGET_SEGV_MAPERR;
1276 break;
2be0071f 1277 case 0x04000000:
61190b14
FB		 1278 info.si_signo = TARGET_SIGILL;
1279 info.si_errno = 0;
1280 info.si_code = TARGET_ILL_ILLADR;
1281 break;
2be0071f 1282 case 0x08000000:
61190b14
FB		 1283 info.si_signo = TARGET_SIGSEGV;
1284 info.si_errno = 0;
1285 info.si_code = TARGET_SEGV_ACCERR;
1286 break;
61190b14
FB		 1287 default:
1288 /* Let's send a regular segfault... */
e1833e1f
JM		 1289 EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
1290 env->error_code);
61190b14
FB		 1291 info.si_signo = TARGET_SIGSEGV;
1292 info.si_errno = 0;
1293 info.si_code = TARGET_SEGV_MAPERR;
1294 break;
1295 }
67867308 1296 info._sifields._sigfault._addr = env->nip;
624f7979 1297 queue_signal(env, info.si_signo, &info);
67867308 1298 break;
e1833e1f 1299 case POWERPC_EXCP_ISI: /* Instruction storage exception */
90e189ec
BS		 1300 EXCP_DUMP(env, "Invalid instruction fetch: 0x\n" TARGET_FMT_lx
1301 "\n", env->spr[SPR_SRR0]);
e1833e1f 1302 /* XXX: check this */
2be0071f
FB		 1303 switch (env->error_code & 0xFF000000) {
1304 case 0x40000000:
61190b14 1305 info.si_signo = TARGET_SIGSEGV;
67867308 1306 info.si_errno = 0;
61190b14
FB		 1307 info.si_code = TARGET_SEGV_MAPERR;
1308 break;
2be0071f
FB		 1309 case 0x10000000:
1310 case 0x08000000:
61190b14
FB		 1311 info.si_signo = TARGET_SIGSEGV;
1312 info.si_errno = 0;
1313 info.si_code = TARGET_SEGV_ACCERR;
1314 break;
1315 default:
1316 /* Let's send a regular segfault... */
e1833e1f
JM		 1317 EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
1318 env->error_code);
61190b14
FB		 1319 info.si_signo = TARGET_SIGSEGV;
1320 info.si_errno = 0;
1321 info.si_code = TARGET_SEGV_MAPERR;
1322 break;
1323 }
1324 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1325 queue_signal(env, info.si_signo, &info);
67867308 1326 break;
e1833e1f
JM		 1327 case POWERPC_EXCP_EXTERNAL: /* External input */
1328 cpu_abort(env, "External interrupt while in user mode. "
1329 "Aborting\n");
1330 break;
1331 case POWERPC_EXCP_ALIGN: /* Alignment exception */
1332 EXCP_DUMP(env, "Unaligned memory access\n");
1333 /* XXX: check this */
61190b14 1334 info.si_signo = TARGET_SIGBUS;
67867308 1335 info.si_errno = 0;
61190b14
FB		 1336 info.si_code = TARGET_BUS_ADRALN;
1337 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1338 queue_signal(env, info.si_signo, &info);
67867308 1339 break;
e1833e1f
JM		 1340 case POWERPC_EXCP_PROGRAM: /* Program exception */
1341 /* XXX: check this */
61190b14 1342 switch (env->error_code & ~0xF) {
e1833e1f
JM		 1343 case POWERPC_EXCP_FP:
1344 EXCP_DUMP(env, "Floating point program exception\n");
61190b14
FB		 1345 info.si_signo = TARGET_SIGFPE;
1346 info.si_errno = 0;
1347 switch (env->error_code & 0xF) {
e1833e1f 1348 case POWERPC_EXCP_FP_OX:
61190b14
FB		 1349 info.si_code = TARGET_FPE_FLTOVF;
1350 break;
e1833e1f 1351 case POWERPC_EXCP_FP_UX:
61190b14
FB		 1352 info.si_code = TARGET_FPE_FLTUND;
1353 break;
e1833e1f
JM		 1354 case POWERPC_EXCP_FP_ZX:
1355 case POWERPC_EXCP_FP_VXZDZ:
61190b14
FB		 1356 info.si_code = TARGET_FPE_FLTDIV;
1357 break;
e1833e1f 1358 case POWERPC_EXCP_FP_XX:
61190b14
FB		 1359 info.si_code = TARGET_FPE_FLTRES;
1360 break;
e1833e1f 1361 case POWERPC_EXCP_FP_VXSOFT:
61190b14
FB		 1362 info.si_code = TARGET_FPE_FLTINV;
1363 break;
7c58044c 1364 case POWERPC_EXCP_FP_VXSNAN:
e1833e1f
JM		 1365 case POWERPC_EXCP_FP_VXISI:
1366 case POWERPC_EXCP_FP_VXIDI:
1367 case POWERPC_EXCP_FP_VXIMZ:
1368 case POWERPC_EXCP_FP_VXVC:
1369 case POWERPC_EXCP_FP_VXSQRT:
1370 case POWERPC_EXCP_FP_VXCVI:
61190b14
FB		 1371 info.si_code = TARGET_FPE_FLTSUB;
1372 break;
1373 default:
e1833e1f
JM		 1374 EXCP_DUMP(env, "Unknown floating point exception (%02x)\n",
1375 env->error_code);
1376 break;
61190b14 1377 }
e1833e1f
JM		 1378 break;
1379 case POWERPC_EXCP_INVAL:
1380 EXCP_DUMP(env, "Invalid instruction\n");
61190b14
FB		 1381 info.si_signo = TARGET_SIGILL;
1382 info.si_errno = 0;
1383 switch (env->error_code & 0xF) {
e1833e1f 1384 case POWERPC_EXCP_INVAL_INVAL:
61190b14
FB		 1385 info.si_code = TARGET_ILL_ILLOPC;
1386 break;
e1833e1f 1387 case POWERPC_EXCP_INVAL_LSWX:
a750fc0b 1388 info.si_code = TARGET_ILL_ILLOPN;
61190b14 1389 break;
e1833e1f 1390 case POWERPC_EXCP_INVAL_SPR:
61190b14
FB		 1391 info.si_code = TARGET_ILL_PRVREG;
1392 break;
e1833e1f 1393 case POWERPC_EXCP_INVAL_FP:
61190b14
FB		 1394 info.si_code = TARGET_ILL_COPROC;
1395 break;
1396 default:
e1833e1f
JM		 1397 EXCP_DUMP(env, "Unknown invalid operation (%02x)\n",
1398 env->error_code & 0xF);
61190b14
FB		 1399 info.si_code = TARGET_ILL_ILLADR;
1400 break;
1401 }
1402 break;
e1833e1f
JM		 1403 case POWERPC_EXCP_PRIV:
1404 EXCP_DUMP(env, "Privilege violation\n");
61190b14
FB		 1405 info.si_signo = TARGET_SIGILL;
1406 info.si_errno = 0;
1407 switch (env->error_code & 0xF) {
e1833e1f 1408 case POWERPC_EXCP_PRIV_OPC:
61190b14
FB		 1409 info.si_code = TARGET_ILL_PRVOPC;
1410 break;
e1833e1f 1411 case POWERPC_EXCP_PRIV_REG:
61190b14 1412 info.si_code = TARGET_ILL_PRVREG;
e1833e1f 1413 break;
61190b14 1414 default:
e1833e1f
JM		 1415 EXCP_DUMP(env, "Unknown privilege violation (%02x)\n",
1416 env->error_code & 0xF);
61190b14
FB		 1417 info.si_code = TARGET_ILL_PRVOPC;
1418 break;
1419 }
1420 break;
e1833e1f
JM		 1421 case POWERPC_EXCP_TRAP:
1422 cpu_abort(env, "Tried to call a TRAP\n");
1423 break;
61190b14
FB		 1424 default:
1425 /* Should not happen ! */
e1833e1f
JM		 1426 cpu_abort(env, "Unknown program exception (%02x)\n",
1427 env->error_code);
1428 break;
61190b14
FB		 1429 }
1430 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1431 queue_signal(env, info.si_signo, &info);
67867308 1432 break;
e1833e1f
JM		 1433 case POWERPC_EXCP_FPU: /* Floating-point unavailable exception */
1434 EXCP_DUMP(env, "No floating point allowed\n");
61190b14 1435 info.si_signo = TARGET_SIGILL;
67867308 1436 info.si_errno = 0;
61190b14
FB		 1437 info.si_code = TARGET_ILL_COPROC;
1438 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1439 queue_signal(env, info.si_signo, &info);
67867308 1440 break;
e1833e1f
JM		 1441 case POWERPC_EXCP_SYSCALL: /* System call exception */
1442 cpu_abort(env, "Syscall exception while in user mode. "
1443 "Aborting\n");
61190b14 1444 break;
e1833e1f
JM		 1445 case POWERPC_EXCP_APU: /* Auxiliary processor unavailable */
1446 EXCP_DUMP(env, "No APU instruction allowed\n");
1447 info.si_signo = TARGET_SIGILL;
1448 info.si_errno = 0;
1449 info.si_code = TARGET_ILL_COPROC;
1450 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1451 queue_signal(env, info.si_signo, &info);
61190b14 1452 break;
e1833e1f
JM		 1453 case POWERPC_EXCP_DECR: /* Decrementer exception */
1454 cpu_abort(env, "Decrementer interrupt while in user mode. "
1455 "Aborting\n");
61190b14 1456 break;
e1833e1f
JM		 1457 case POWERPC_EXCP_FIT: /* Fixed-interval timer interrupt */
1458 cpu_abort(env, "Fix interval timer interrupt while in user mode. "
1459 "Aborting\n");
1460 break;
1461 case POWERPC_EXCP_WDT: /* Watchdog timer interrupt */
1462 cpu_abort(env, "Watchdog timer interrupt while in user mode. "
1463 "Aborting\n");
1464 break;
1465 case POWERPC_EXCP_DTLB: /* Data TLB error */
1466 cpu_abort(env, "Data TLB exception while in user mode. "
1467 "Aborting\n");
1468 break;
1469 case POWERPC_EXCP_ITLB: /* Instruction TLB error */
1470 cpu_abort(env, "Instruction TLB exception while in user mode. "
1471 "Aborting\n");
1472 break;
e1833e1f
JM		 1473 case POWERPC_EXCP_SPEU: /* SPE/embedded floating-point unavail. */
1474 EXCP_DUMP(env, "No SPE/floating-point instruction allowed\n");
1475 info.si_signo = TARGET_SIGILL;
1476 info.si_errno = 0;
1477 info.si_code = TARGET_ILL_COPROC;
1478 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1479 queue_signal(env, info.si_signo, &info);
e1833e1f
JM		 1480 break;
1481 case POWERPC_EXCP_EFPDI: /* Embedded floating-point data IRQ */
1482 cpu_abort(env, "Embedded floating-point data IRQ not handled\n");
1483 break;
1484 case POWERPC_EXCP_EFPRI: /* Embedded floating-point round IRQ */
1485 cpu_abort(env, "Embedded floating-point round IRQ not handled\n");
1486 break;
1487 case POWERPC_EXCP_EPERFM: /* Embedded performance monitor IRQ */
1488 cpu_abort(env, "Performance monitor exception not handled\n");
1489 break;
1490 case POWERPC_EXCP_DOORI: /* Embedded doorbell interrupt */
1491 cpu_abort(env, "Doorbell interrupt while in user mode. "
1492 "Aborting\n");
1493 break;
1494 case POWERPC_EXCP_DOORCI: /* Embedded doorbell critical interrupt */
1495 cpu_abort(env, "Doorbell critical interrupt while in user mode. "
1496 "Aborting\n");
1497 break;
1498 case POWERPC_EXCP_RESET: /* System reset exception */
1499 cpu_abort(env, "Reset interrupt while in user mode. "
1500 "Aborting\n");
1501 break;
e1833e1f
JM		 1502 case POWERPC_EXCP_DSEG: /* Data segment exception */
1503 cpu_abort(env, "Data segment exception while in user mode. "
1504 "Aborting\n");
1505 break;
1506 case POWERPC_EXCP_ISEG: /* Instruction segment exception */
1507 cpu_abort(env, "Instruction segment exception "
1508 "while in user mode. Aborting\n");
1509 break;
e85e7c6e 1510 /* PowerPC 64 with hypervisor mode support */
e1833e1f
JM		 1511 case POWERPC_EXCP_HDECR: /* Hypervisor decrementer exception */
1512 cpu_abort(env, "Hypervisor decrementer interrupt "
1513 "while in user mode. Aborting\n");
1514 break;
e1833e1f
JM		 1515 case POWERPC_EXCP_TRACE: /* Trace exception */
1516 /* Nothing to do:
1517 * we use this exception to emulate step-by-step execution mode.
1518 */
1519 break;
e85e7c6e 1520 /* PowerPC 64 with hypervisor mode support */
e1833e1f
JM		 1521 case POWERPC_EXCP_HDSI: /* Hypervisor data storage exception */
1522 cpu_abort(env, "Hypervisor data storage exception "
1523 "while in user mode. Aborting\n");
1524 break;
1525 case POWERPC_EXCP_HISI: /* Hypervisor instruction storage excp */
1526 cpu_abort(env, "Hypervisor instruction storage exception "
1527 "while in user mode. Aborting\n");
1528 break;
1529 case POWERPC_EXCP_HDSEG: /* Hypervisor data segment exception */
1530 cpu_abort(env, "Hypervisor data segment exception "
1531 "while in user mode. Aborting\n");
1532 break;
1533 case POWERPC_EXCP_HISEG: /* Hypervisor instruction segment excp */
1534 cpu_abort(env, "Hypervisor instruction segment exception "
1535 "while in user mode. Aborting\n");
1536 break;
e1833e1f
JM		 1537 case POWERPC_EXCP_VPU: /* Vector unavailable exception */
1538 EXCP_DUMP(env, "No Altivec instructions allowed\n");
1539 info.si_signo = TARGET_SIGILL;
1540 info.si_errno = 0;
1541 info.si_code = TARGET_ILL_COPROC;
1542 info._sifields._sigfault._addr = env->nip - 4;
624f7979 1543 queue_signal(env, info.si_signo, &info);
e1833e1f
JM		 1544 break;
1545 case POWERPC_EXCP_PIT: /* Programmable interval timer IRQ */
1546 cpu_abort(env, "Programable interval timer interrupt "
1547 "while in user mode. Aborting\n");
1548 break;
1549 case POWERPC_EXCP_IO: /* IO error exception */
1550 cpu_abort(env, "IO error exception while in user mode. "
1551 "Aborting\n");
1552 break;
1553 case POWERPC_EXCP_RUNM: /* Run mode exception */
1554 cpu_abort(env, "Run mode exception while in user mode. "
1555 "Aborting\n");
1556 break;
1557 case POWERPC_EXCP_EMUL: /* Emulation trap exception */
1558 cpu_abort(env, "Emulation trap exception not handled\n");
1559 break;
1560 case POWERPC_EXCP_IFTLB: /* Instruction fetch TLB error */
1561 cpu_abort(env, "Instruction fetch TLB exception "
1562 "while in user-mode. Aborting");
1563 break;
1564 case POWERPC_EXCP_DLTLB: /* Data load TLB miss */
1565 cpu_abort(env, "Data load TLB exception while in user-mode. "
1566 "Aborting");
1567 break;
1568 case POWERPC_EXCP_DSTLB: /* Data store TLB miss */
1569 cpu_abort(env, "Data store TLB exception while in user-mode. "
1570 "Aborting");
1571 break;
1572 case POWERPC_EXCP_FPA: /* Floating-point assist exception */
1573 cpu_abort(env, "Floating-point assist exception not handled\n");
1574 break;
1575 case POWERPC_EXCP_IABR: /* Instruction address breakpoint */
1576 cpu_abort(env, "Instruction address breakpoint exception "
1577 "not handled\n");
1578 break;
1579 case POWERPC_EXCP_SMI: /* System management interrupt */
1580 cpu_abort(env, "System management interrupt while in user mode. "
1581 "Aborting\n");
1582 break;
1583 case POWERPC_EXCP_THERM: /* Thermal interrupt */
1584 cpu_abort(env, "Thermal interrupt interrupt while in user mode. "
1585 "Aborting\n");
1586 break;
1587 case POWERPC_EXCP_PERFM: /* Embedded performance monitor IRQ */
1588 cpu_abort(env, "Performance monitor exception not handled\n");
1589 break;
1590 case POWERPC_EXCP_VPUA: /* Vector assist exception */
1591 cpu_abort(env, "Vector assist exception not handled\n");
1592 break;
1593 case POWERPC_EXCP_SOFTP: /* Soft patch exception */
1594 cpu_abort(env, "Soft patch exception not handled\n");
1595 break;
1596 case POWERPC_EXCP_MAINT: /* Maintenance exception */
1597 cpu_abort(env, "Maintenance exception while in user mode. "
1598 "Aborting\n");
1599 break;
1600 case POWERPC_EXCP_STOP: /* stop translation */
1601 /* We did invalidate the instruction cache. Go on */
1602 break;
1603 case POWERPC_EXCP_BRANCH: /* branch instruction: */
1604 /* We just stopped because of a branch. Go on */
1605 break;
1606 case POWERPC_EXCP_SYSCALL_USER:
1607 /* system call in user-mode emulation */
1608 /* WARNING:
1609 * PPC ABI uses overflow flag in cr0 to signal an error
1610 * in syscalls.
1611 */
1612#if 0
1613 printf("syscall %d 0x%08x 0x%08x 0x%08x 0x%08x\n", env->gpr[0],
1614 env->gpr[3], env->gpr[4], env->gpr[5], env->gpr[6]);
1615#endif
1616 env->crf[0] &= ~0x1;
1617 ret = do_syscall(env, env->gpr[0], env->gpr[3], env->gpr[4],
1618 env->gpr[5], env->gpr[6], env->gpr[7],
5945cfcb 1619 env->gpr[8], 0, 0);
bcd4933a
NF		 1620 if (ret == (uint32_t)(-TARGET_QEMU_ESIGRETURN)) {
1621 /* Returning from a successful sigreturn syscall.
1622 Avoid corrupting register state. */
1623 break;
1624 }
e1833e1f
JM		 1625 if (ret > (uint32_t)(-515)) {
1626 env->crf[0] |= 0x1;
1627 ret = -ret;
61190b14 1628 }
e1833e1f
JM		 1629 env->gpr[3] = ret;
1630#if 0
1631 printf("syscall returned 0x%08x (%d)\n", ret, ret);
1632#endif
1633 break;
56f066bb
NF		 1634 case POWERPC_EXCP_STCX:
1635 if (do_store_exclusive(env)) {
1636 info.si_signo = TARGET_SIGSEGV;
1637 info.si_errno = 0;
1638 info.si_code = TARGET_SEGV_MAPERR;
1639 info._sifields._sigfault._addr = env->nip;
1640 queue_signal(env, info.si_signo, &info);
1641 }
1642 break;
71f75756
AJ		 1643 case EXCP_DEBUG:
1644 {
1645 int sig;
1646
1647 sig = gdb_handlesig(env, TARGET_SIGTRAP);
1648 if (sig) {
1649 info.si_signo = sig;
1650 info.si_errno = 0;
1651 info.si_code = TARGET_TRAP_BRKPT;
1652 queue_signal(env, info.si_signo, &info);
1653 }
1654 }
1655 break;
56ba31ff
JM		 1656 case EXCP_INTERRUPT:
1657 /* just indicate that signals should be handled asap */
1658 break;
e1833e1f
JM		 1659 default:
1660 cpu_abort(env, "Unknown exception 0x%d. Aborting\n", trapnr);
1661 break;
67867308
FB		 1662 }
1663 process_pending_signals(env);
1664 }
1665}
1666#endif
1667
048f6b4d
FB		 1668#ifdef TARGET_MIPS
1669
1670#define MIPS_SYS(name, args) args,
1671
1672static const uint8_t mips_syscall_args[] = {
1673 MIPS_SYS(sys_syscall , 0) /* 4000 */
1674 MIPS_SYS(sys_exit , 1)
1675 MIPS_SYS(sys_fork , 0)
1676 MIPS_SYS(sys_read , 3)
1677 MIPS_SYS(sys_write , 3)
1678 MIPS_SYS(sys_open , 3) /* 4005 */
1679 MIPS_SYS(sys_close , 1)
1680 MIPS_SYS(sys_waitpid , 3)
1681 MIPS_SYS(sys_creat , 2)
1682 MIPS_SYS(sys_link , 2)
1683 MIPS_SYS(sys_unlink , 1) /* 4010 */
1684 MIPS_SYS(sys_execve , 0)
1685 MIPS_SYS(sys_chdir , 1)
1686 MIPS_SYS(sys_time , 1)
1687 MIPS_SYS(sys_mknod , 3)
1688 MIPS_SYS(sys_chmod , 2) /* 4015 */
1689 MIPS_SYS(sys_lchown , 3)
1690 MIPS_SYS(sys_ni_syscall , 0)
1691 MIPS_SYS(sys_ni_syscall , 0) /* was sys_stat */
1692 MIPS_SYS(sys_lseek , 3)
1693 MIPS_SYS(sys_getpid , 0) /* 4020 */
1694 MIPS_SYS(sys_mount , 5)
1695 MIPS_SYS(sys_oldumount , 1)
1696 MIPS_SYS(sys_setuid , 1)
1697 MIPS_SYS(sys_getuid , 0)
1698 MIPS_SYS(sys_stime , 1) /* 4025 */
1699 MIPS_SYS(sys_ptrace , 4)
1700 MIPS_SYS(sys_alarm , 1)
1701 MIPS_SYS(sys_ni_syscall , 0) /* was sys_fstat */
1702 MIPS_SYS(sys_pause , 0)
1703 MIPS_SYS(sys_utime , 2) /* 4030 */
1704 MIPS_SYS(sys_ni_syscall , 0)
1705 MIPS_SYS(sys_ni_syscall , 0)
1706 MIPS_SYS(sys_access , 2)
1707 MIPS_SYS(sys_nice , 1)
1708 MIPS_SYS(sys_ni_syscall , 0) /* 4035 */
1709 MIPS_SYS(sys_sync , 0)
1710 MIPS_SYS(sys_kill , 2)
1711 MIPS_SYS(sys_rename , 2)
1712 MIPS_SYS(sys_mkdir , 2)
1713 MIPS_SYS(sys_rmdir , 1) /* 4040 */
1714 MIPS_SYS(sys_dup , 1)
1715 MIPS_SYS(sys_pipe , 0)
1716 MIPS_SYS(sys_times , 1)
1717 MIPS_SYS(sys_ni_syscall , 0)
1718 MIPS_SYS(sys_brk , 1) /* 4045 */
1719 MIPS_SYS(sys_setgid , 1)
1720 MIPS_SYS(sys_getgid , 0)
1721 MIPS_SYS(sys_ni_syscall , 0) /* was signal(2) */
1722 MIPS_SYS(sys_geteuid , 0)
1723 MIPS_SYS(sys_getegid , 0) /* 4050 */
1724 MIPS_SYS(sys_acct , 0)
1725 MIPS_SYS(sys_umount , 2)
1726 MIPS_SYS(sys_ni_syscall , 0)
1727 MIPS_SYS(sys_ioctl , 3)
1728 MIPS_SYS(sys_fcntl , 3) /* 4055 */
1729 MIPS_SYS(sys_ni_syscall , 2)
1730 MIPS_SYS(sys_setpgid , 2)
1731 MIPS_SYS(sys_ni_syscall , 0)
1732 MIPS_SYS(sys_olduname , 1)
1733 MIPS_SYS(sys_umask , 1) /* 4060 */
1734 MIPS_SYS(sys_chroot , 1)
1735 MIPS_SYS(sys_ustat , 2)
1736 MIPS_SYS(sys_dup2 , 2)
1737 MIPS_SYS(sys_getppid , 0)
1738 MIPS_SYS(sys_getpgrp , 0) /* 4065 */
1739 MIPS_SYS(sys_setsid , 0)
1740 MIPS_SYS(sys_sigaction , 3)
1741 MIPS_SYS(sys_sgetmask , 0)
1742 MIPS_SYS(sys_ssetmask , 1)
1743 MIPS_SYS(sys_setreuid , 2) /* 4070 */
1744 MIPS_SYS(sys_setregid , 2)
1745 MIPS_SYS(sys_sigsuspend , 0)
1746 MIPS_SYS(sys_sigpending , 1)
1747 MIPS_SYS(sys_sethostname , 2)
1748 MIPS_SYS(sys_setrlimit , 2) /* 4075 */
1749 MIPS_SYS(sys_getrlimit , 2)
1750 MIPS_SYS(sys_getrusage , 2)
1751 MIPS_SYS(sys_gettimeofday, 2)
1752 MIPS_SYS(sys_settimeofday, 2)
1753 MIPS_SYS(sys_getgroups , 2) /* 4080 */
1754 MIPS_SYS(sys_setgroups , 2)
1755 MIPS_SYS(sys_ni_syscall , 0) /* old_select */
1756 MIPS_SYS(sys_symlink , 2)
1757 MIPS_SYS(sys_ni_syscall , 0) /* was sys_lstat */
1758 MIPS_SYS(sys_readlink , 3) /* 4085 */
1759 MIPS_SYS(sys_uselib , 1)
1760 MIPS_SYS(sys_swapon , 2)
1761 MIPS_SYS(sys_reboot , 3)
1762 MIPS_SYS(old_readdir , 3)
1763 MIPS_SYS(old_mmap , 6) /* 4090 */
1764 MIPS_SYS(sys_munmap , 2)
1765 MIPS_SYS(sys_truncate , 2)
1766 MIPS_SYS(sys_ftruncate , 2)
1767 MIPS_SYS(sys_fchmod , 2)
1768 MIPS_SYS(sys_fchown , 3) /* 4095 */
1769 MIPS_SYS(sys_getpriority , 2)
1770 MIPS_SYS(sys_setpriority , 3)
1771 MIPS_SYS(sys_ni_syscall , 0)
1772 MIPS_SYS(sys_statfs , 2)
1773 MIPS_SYS(sys_fstatfs , 2) /* 4100 */
1774 MIPS_SYS(sys_ni_syscall , 0) /* was ioperm(2) */
1775 MIPS_SYS(sys_socketcall , 2)
1776 MIPS_SYS(sys_syslog , 3)
1777 MIPS_SYS(sys_setitimer , 3)
1778 MIPS_SYS(sys_getitimer , 2) /* 4105 */
1779 MIPS_SYS(sys_newstat , 2)
1780 MIPS_SYS(sys_newlstat , 2)
1781 MIPS_SYS(sys_newfstat , 2)
1782 MIPS_SYS(sys_uname , 1)
1783 MIPS_SYS(sys_ni_syscall , 0) /* 4110 was iopl(2) */
1784 MIPS_SYS(sys_vhangup , 0)
1785 MIPS_SYS(sys_ni_syscall , 0) /* was sys_idle() */
1786 MIPS_SYS(sys_ni_syscall , 0) /* was sys_vm86 */
1787 MIPS_SYS(sys_wait4 , 4)
1788 MIPS_SYS(sys_swapoff , 1) /* 4115 */
1789 MIPS_SYS(sys_sysinfo , 1)
1790 MIPS_SYS(sys_ipc , 6)
1791 MIPS_SYS(sys_fsync , 1)
1792 MIPS_SYS(sys_sigreturn , 0)
18113962 1793 MIPS_SYS(sys_clone , 6) /* 4120 */
048f6b4d
FB		 1794 MIPS_SYS(sys_setdomainname, 2)
1795 MIPS_SYS(sys_newuname , 1)
1796 MIPS_SYS(sys_ni_syscall , 0) /* sys_modify_ldt */
1797 MIPS_SYS(sys_adjtimex , 1)
1798 MIPS_SYS(sys_mprotect , 3) /* 4125 */
1799 MIPS_SYS(sys_sigprocmask , 3)
1800 MIPS_SYS(sys_ni_syscall , 0) /* was create_module */
1801 MIPS_SYS(sys_init_module , 5)
1802 MIPS_SYS(sys_delete_module, 1)
1803 MIPS_SYS(sys_ni_syscall , 0) /* 4130 was get_kernel_syms */
1804 MIPS_SYS(sys_quotactl , 0)
1805 MIPS_SYS(sys_getpgid , 1)
1806 MIPS_SYS(sys_fchdir , 1)
1807 MIPS_SYS(sys_bdflush , 2)
1808 MIPS_SYS(sys_sysfs , 3) /* 4135 */
1809 MIPS_SYS(sys_personality , 1)
1810 MIPS_SYS(sys_ni_syscall , 0) /* for afs_syscall */
1811 MIPS_SYS(sys_setfsuid , 1)
1812 MIPS_SYS(sys_setfsgid , 1)
1813 MIPS_SYS(sys_llseek , 5) /* 4140 */
1814 MIPS_SYS(sys_getdents , 3)
1815 MIPS_SYS(sys_select , 5)
1816 MIPS_SYS(sys_flock , 2)
1817 MIPS_SYS(sys_msync , 3)
1818 MIPS_SYS(sys_readv , 3) /* 4145 */
1819 MIPS_SYS(sys_writev , 3)
1820 MIPS_SYS(sys_cacheflush , 3)
1821 MIPS_SYS(sys_cachectl , 3)
1822 MIPS_SYS(sys_sysmips , 4)
1823 MIPS_SYS(sys_ni_syscall , 0) /* 4150 */
1824 MIPS_SYS(sys_getsid , 1)
1825 MIPS_SYS(sys_fdatasync , 0)
1826 MIPS_SYS(sys_sysctl , 1)
1827 MIPS_SYS(sys_mlock , 2)
1828 MIPS_SYS(sys_munlock , 2) /* 4155 */
1829 MIPS_SYS(sys_mlockall , 1)
1830 MIPS_SYS(sys_munlockall , 0)
1831 MIPS_SYS(sys_sched_setparam, 2)
1832 MIPS_SYS(sys_sched_getparam, 2)
1833 MIPS_SYS(sys_sched_setscheduler, 3) /* 4160 */
1834 MIPS_SYS(sys_sched_getscheduler, 1)
1835 MIPS_SYS(sys_sched_yield , 0)
1836 MIPS_SYS(sys_sched_get_priority_max, 1)
1837 MIPS_SYS(sys_sched_get_priority_min, 1)
1838 MIPS_SYS(sys_sched_rr_get_interval, 2) /* 4165 */
1839 MIPS_SYS(sys_nanosleep, 2)
1840 MIPS_SYS(sys_mremap , 4)
1841 MIPS_SYS(sys_accept , 3)
1842 MIPS_SYS(sys_bind , 3)
1843 MIPS_SYS(sys_connect , 3) /* 4170 */
1844 MIPS_SYS(sys_getpeername , 3)
1845 MIPS_SYS(sys_getsockname , 3)
1846 MIPS_SYS(sys_getsockopt , 5)
1847 MIPS_SYS(sys_listen , 2)
1848 MIPS_SYS(sys_recv , 4) /* 4175 */
1849 MIPS_SYS(sys_recvfrom , 6)
1850 MIPS_SYS(sys_recvmsg , 3)
1851 MIPS_SYS(sys_send , 4)
1852 MIPS_SYS(sys_sendmsg , 3)
1853 MIPS_SYS(sys_sendto , 6) /* 4180 */
1854 MIPS_SYS(sys_setsockopt , 5)
1855 MIPS_SYS(sys_shutdown , 2)
1856 MIPS_SYS(sys_socket , 3)
1857 MIPS_SYS(sys_socketpair , 4)
1858 MIPS_SYS(sys_setresuid , 3) /* 4185 */
1859 MIPS_SYS(sys_getresuid , 3)
1860 MIPS_SYS(sys_ni_syscall , 0) /* was sys_query_module */
1861 MIPS_SYS(sys_poll , 3)
1862 MIPS_SYS(sys_nfsservctl , 3)
1863 MIPS_SYS(sys_setresgid , 3) /* 4190 */
1864 MIPS_SYS(sys_getresgid , 3)
1865 MIPS_SYS(sys_prctl , 5)
1866 MIPS_SYS(sys_rt_sigreturn, 0)
1867 MIPS_SYS(sys_rt_sigaction, 4)
1868 MIPS_SYS(sys_rt_sigprocmask, 4) /* 4195 */
1869 MIPS_SYS(sys_rt_sigpending, 2)
1870 MIPS_SYS(sys_rt_sigtimedwait, 4)
1871 MIPS_SYS(sys_rt_sigqueueinfo, 3)
1872 MIPS_SYS(sys_rt_sigsuspend, 0)
1873 MIPS_SYS(sys_pread64 , 6) /* 4200 */
1874 MIPS_SYS(sys_pwrite64 , 6)
1875 MIPS_SYS(sys_chown , 3)
1876 MIPS_SYS(sys_getcwd , 2)
1877 MIPS_SYS(sys_capget , 2)
1878 MIPS_SYS(sys_capset , 2) /* 4205 */
1879 MIPS_SYS(sys_sigaltstack , 0)
1880 MIPS_SYS(sys_sendfile , 4)
1881 MIPS_SYS(sys_ni_syscall , 0)
1882 MIPS_SYS(sys_ni_syscall , 0)
1883 MIPS_SYS(sys_mmap2 , 6) /* 4210 */
1884 MIPS_SYS(sys_truncate64 , 4)
1885 MIPS_SYS(sys_ftruncate64 , 4)
1886 MIPS_SYS(sys_stat64 , 2)
1887 MIPS_SYS(sys_lstat64 , 2)
1888 MIPS_SYS(sys_fstat64 , 2) /* 4215 */
1889 MIPS_SYS(sys_pivot_root , 2)
1890 MIPS_SYS(sys_mincore , 3)
1891 MIPS_SYS(sys_madvise , 3)
1892 MIPS_SYS(sys_getdents64 , 3)
1893 MIPS_SYS(sys_fcntl64 , 3) /* 4220 */
1894 MIPS_SYS(sys_ni_syscall , 0)
1895 MIPS_SYS(sys_gettid , 0)
1896 MIPS_SYS(sys_readahead , 5)
1897 MIPS_SYS(sys_setxattr , 5)
1898 MIPS_SYS(sys_lsetxattr , 5) /* 4225 */
1899 MIPS_SYS(sys_fsetxattr , 5)
1900 MIPS_SYS(sys_getxattr , 4)
1901 MIPS_SYS(sys_lgetxattr , 4)
1902 MIPS_SYS(sys_fgetxattr , 4)
1903 MIPS_SYS(sys_listxattr , 3) /* 4230 */
1904 MIPS_SYS(sys_llistxattr , 3)
1905 MIPS_SYS(sys_flistxattr , 3)
1906 MIPS_SYS(sys_removexattr , 2)
1907 MIPS_SYS(sys_lremovexattr, 2)
1908 MIPS_SYS(sys_fremovexattr, 2) /* 4235 */
1909 MIPS_SYS(sys_tkill , 2)
1910 MIPS_SYS(sys_sendfile64 , 5)
1911 MIPS_SYS(sys_futex , 2)
1912 MIPS_SYS(sys_sched_setaffinity, 3)
1913 MIPS_SYS(sys_sched_getaffinity, 3) /* 4240 */
1914 MIPS_SYS(sys_io_setup , 2)
1915 MIPS_SYS(sys_io_destroy , 1)
1916 MIPS_SYS(sys_io_getevents, 5)
1917 MIPS_SYS(sys_io_submit , 3)
1918 MIPS_SYS(sys_io_cancel , 3) /* 4245 */
1919 MIPS_SYS(sys_exit_group , 1)
1920 MIPS_SYS(sys_lookup_dcookie, 3)
1921 MIPS_SYS(sys_epoll_create, 1)
1922 MIPS_SYS(sys_epoll_ctl , 4)
1923 MIPS_SYS(sys_epoll_wait , 3) /* 4250 */
1924 MIPS_SYS(sys_remap_file_pages, 5)
1925 MIPS_SYS(sys_set_tid_address, 1)
1926 MIPS_SYS(sys_restart_syscall, 0)
1927 MIPS_SYS(sys_fadvise64_64, 7)
1928 MIPS_SYS(sys_statfs64 , 3) /* 4255 */
1929 MIPS_SYS(sys_fstatfs64 , 2)
1930 MIPS_SYS(sys_timer_create, 3)
1931 MIPS_SYS(sys_timer_settime, 4)
1932 MIPS_SYS(sys_timer_gettime, 2)
1933 MIPS_SYS(sys_timer_getoverrun, 1) /* 4260 */
1934 MIPS_SYS(sys_timer_delete, 1)
1935 MIPS_SYS(sys_clock_settime, 2)
1936 MIPS_SYS(sys_clock_gettime, 2)
1937 MIPS_SYS(sys_clock_getres, 2)
1938 MIPS_SYS(sys_clock_nanosleep, 4) /* 4265 */
1939 MIPS_SYS(sys_tgkill , 3)
1940 MIPS_SYS(sys_utimes , 2)
1941 MIPS_SYS(sys_mbind , 4)
1942 MIPS_SYS(sys_ni_syscall , 0) /* sys_get_mempolicy */
1943 MIPS_SYS(sys_ni_syscall , 0) /* 4270 sys_set_mempolicy */
1944 MIPS_SYS(sys_mq_open , 4)
1945 MIPS_SYS(sys_mq_unlink , 1)
1946 MIPS_SYS(sys_mq_timedsend, 5)
1947 MIPS_SYS(sys_mq_timedreceive, 5)
1948 MIPS_SYS(sys_mq_notify , 2) /* 4275 */
1949 MIPS_SYS(sys_mq_getsetattr, 3)
1950 MIPS_SYS(sys_ni_syscall , 0) /* sys_vserver */
1951 MIPS_SYS(sys_waitid , 4)
1952 MIPS_SYS(sys_ni_syscall , 0) /* available, was setaltroot */
1953 MIPS_SYS(sys_add_key , 5)
388bb21a 1954 MIPS_SYS(sys_request_key, 4)
048f6b4d 1955 MIPS_SYS(sys_keyctl , 5)
6f5b89a0 1956 MIPS_SYS(sys_set_thread_area, 1)
388bb21a
TS		 1957 MIPS_SYS(sys_inotify_init, 0)
1958 MIPS_SYS(sys_inotify_add_watch, 3) /* 4285 */
1959 MIPS_SYS(sys_inotify_rm_watch, 2)
1960 MIPS_SYS(sys_migrate_pages, 4)
1961 MIPS_SYS(sys_openat, 4)
1962 MIPS_SYS(sys_mkdirat, 3)
1963 MIPS_SYS(sys_mknodat, 4) /* 4290 */
1964 MIPS_SYS(sys_fchownat, 5)
1965 MIPS_SYS(sys_futimesat, 3)
1966 MIPS_SYS(sys_fstatat64, 4)
1967 MIPS_SYS(sys_unlinkat, 3)
1968 MIPS_SYS(sys_renameat, 4) /* 4295 */
1969 MIPS_SYS(sys_linkat, 5)
1970 MIPS_SYS(sys_symlinkat, 3)
1971 MIPS_SYS(sys_readlinkat, 4)
1972 MIPS_SYS(sys_fchmodat, 3)
1973 MIPS_SYS(sys_faccessat, 3) /* 4300 */
1974 MIPS_SYS(sys_pselect6, 6)
1975 MIPS_SYS(sys_ppoll, 5)
1976 MIPS_SYS(sys_unshare, 1)
1977 MIPS_SYS(sys_splice, 4)
1978 MIPS_SYS(sys_sync_file_range, 7) /* 4305 */
1979 MIPS_SYS(sys_tee, 4)
1980 MIPS_SYS(sys_vmsplice, 4)
1981 MIPS_SYS(sys_move_pages, 6)
1982 MIPS_SYS(sys_set_robust_list, 2)
1983 MIPS_SYS(sys_get_robust_list, 3) /* 4310 */
1984 MIPS_SYS(sys_kexec_load, 4)
1985 MIPS_SYS(sys_getcpu, 3)
1986 MIPS_SYS(sys_epoll_pwait, 6)
1987 MIPS_SYS(sys_ioprio_set, 3)
1988 MIPS_SYS(sys_ioprio_get, 2)
048f6b4d
FB		 1989};
1990
1991#undef MIPS_SYS
1992
590bc601
PB		 1993static int do_store_exclusive(CPUMIPSState *env)
1994{
1995 target_ulong addr;
1996 target_ulong page_addr;
1997 target_ulong val;
1998 int flags;
1999 int segv = 0;
2000 int reg;
2001 int d;
2002
5499b6ff 2003 addr = env->lladdr;
590bc601
PB		 2004 page_addr = addr & TARGET_PAGE_MASK;
2005 start_exclusive();
2006 mmap_lock();
2007 flags = page_get_flags(page_addr);
2008 if ((flags & PAGE_READ) == 0) {
2009 segv = 1;
2010 } else {
2011 reg = env->llreg & 0x1f;
2012 d = (env->llreg & 0x20) != 0;
2013 if (d) {
2014 segv = get_user_s64(val, addr);
2015 } else {
2016 segv = get_user_s32(val, addr);
2017 }
2018 if (!segv) {
2019 if (val != env->llval) {
2020 env->active_tc.gpr[reg] = 0;
2021 } else {
2022 if (d) {
2023 segv = put_user_u64(env->llnewval, addr);
2024 } else {
2025 segv = put_user_u32(env->llnewval, addr);
2026 }
2027 if (!segv) {
2028 env->active_tc.gpr[reg] = 1;
2029 }
2030 }
2031 }
2032 }
5499b6ff 2033 env->lladdr = -1;
590bc601
PB		 2034 if (!segv) {
2035 env->active_tc.PC += 4;
2036 }
2037 mmap_unlock();
2038 end_exclusive();
2039 return segv;
2040}
2041
048f6b4d
FB		 2042void cpu_loop(CPUMIPSState *env)
2043{
c227f099 2044 target_siginfo_t info;
388bb21a 2045 int trapnr, ret;
048f6b4d 2046 unsigned int syscall_num;
048f6b4d
FB		 2047
2048 for(;;) {
590bc601 2049 cpu_exec_start(env);
048f6b4d 2050 trapnr = cpu_mips_exec(env);
590bc601 2051 cpu_exec_end(env);
048f6b4d
FB		 2052 switch(trapnr) {
2053 case EXCP_SYSCALL:
b5dc7732
TS		 2054 syscall_num = env->active_tc.gpr[2] - 4000;
2055 env->active_tc.PC += 4;
388bb21a
TS		 2056 if (syscall_num >= sizeof(mips_syscall_args)) {
2057 ret = -ENOSYS;
2058 } else {
2059 int nb_args;
992f48a0
BS		 2060 abi_ulong sp_reg;
2061 abi_ulong arg5 = 0, arg6 = 0, arg7 = 0, arg8 = 0;
388bb21a
TS		 2062
2063 nb_args = mips_syscall_args[syscall_num];
b5dc7732 2064 sp_reg = env->active_tc.gpr[29];
388bb21a
TS		 2065 switch (nb_args) {
2066 /* these arguments are taken from the stack */
2f619698
FB		 2067 /* FIXME - what to do if get_user() fails? */
2068 case 8: get_user_ual(arg8, sp_reg + 28);
2069 case 7: get_user_ual(arg7, sp_reg + 24);
2070 case 6: get_user_ual(arg6, sp_reg + 20);
2071 case 5: get_user_ual(arg5, sp_reg + 16);
388bb21a
TS		 2072 default:
2073 break;
048f6b4d 2074 }
b5dc7732
TS		 2075 ret = do_syscall(env, env->active_tc.gpr[2],
2076 env->active_tc.gpr[4],
2077 env->active_tc.gpr[5],
2078 env->active_tc.gpr[6],
2079 env->active_tc.gpr[7],
5945cfcb 2080 arg5, arg6, arg7, arg8);
388bb21a 2081 }
0b1bcb00
PB		 2082 if (ret == -TARGET_QEMU_ESIGRETURN) {
2083 /* Returning from a successful sigreturn syscall.
2084 Avoid clobbering register state. */
2085 break;
2086 }
388bb21a 2087 if ((unsigned int)ret >= (unsigned int)(-1133)) {
b5dc7732 2088 env->active_tc.gpr[7] = 1; /* error flag */
388bb21a
TS		 2089 ret = -ret;
2090 } else {
b5dc7732 2091 env->active_tc.gpr[7] = 0; /* error flag */
048f6b4d 2092 }
b5dc7732 2093 env->active_tc.gpr[2] = ret;
048f6b4d 2094 break;
ca7c2b1b
TS		 2095 case EXCP_TLBL:
2096 case EXCP_TLBS:
e4474235
PB		 2097 info.si_signo = TARGET_SIGSEGV;
2098 info.si_errno = 0;
2099 /* XXX: check env->error_code */
2100 info.si_code = TARGET_SEGV_MAPERR;
2101 info._sifields._sigfault._addr = env->CP0_BadVAddr;
2102 queue_signal(env, info.si_signo, &info);
2103 break;
6900e84b 2104 case EXCP_CpU:
048f6b4d 2105 case EXCP_RI:
bc1ad2de
FB		 2106 info.si_signo = TARGET_SIGILL;
2107 info.si_errno = 0;
2108 info.si_code = 0;
624f7979 2109 queue_signal(env, info.si_signo, &info);
048f6b4d 2110 break;
106ec879
FB		 2111 case EXCP_INTERRUPT:
2112 /* just indicate that signals should be handled asap */
2113 break;
d08b2a28
PB		 2114 case EXCP_DEBUG:
2115 {
2116 int sig;
2117
2118 sig = gdb_handlesig (env, TARGET_SIGTRAP);
2119 if (sig)
2120 {
2121 info.si_signo = sig;
2122 info.si_errno = 0;
2123 info.si_code = TARGET_TRAP_BRKPT;
624f7979 2124 queue_signal(env, info.si_signo, &info);
d08b2a28
PB		 2125 }
2126 }
2127 break;
590bc601
PB		 2128 case EXCP_SC:
2129 if (do_store_exclusive(env)) {
2130 info.si_signo = TARGET_SIGSEGV;
2131 info.si_errno = 0;
2132 info.si_code = TARGET_SEGV_MAPERR;
2133 info._sifields._sigfault._addr = env->active_tc.PC;
2134 queue_signal(env, info.si_signo, &info);
2135 }
2136 break;
048f6b4d
FB		 2137 default:
2138 // error:
5fafdf24 2139 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
048f6b4d
FB		 2140 trapnr);
2141 cpu_dump_state(env, stderr, fprintf, 0);
2142 abort();
2143 }
2144 process_pending_signals(env);
2145 }
2146}
2147#endif
2148
fdf9b3e8
FB		 2149#ifdef TARGET_SH4
2150void cpu_loop (CPUState *env)
2151{
2152 int trapnr, ret;
c227f099 2153 target_siginfo_t info;
3b46e624 2154
fdf9b3e8
FB		 2155 while (1) {
2156 trapnr = cpu_sh4_exec (env);
3b46e624 2157
fdf9b3e8
FB		 2158 switch (trapnr) {
2159 case 0x160:
0b6d3ae0 2160 env->pc += 2;
5fafdf24
TS		 2161 ret = do_syscall(env,
2162 env->gregs[3],
2163 env->gregs[4],
2164 env->gregs[5],
2165 env->gregs[6],
2166 env->gregs[7],
2167 env->gregs[0],
5945cfcb
PM		 2168 env->gregs[1],
2169 0, 0);
9c2a9ea1 2170 env->gregs[0] = ret;
fdf9b3e8 2171 break;
c3b5bc8a
TS		 2172 case EXCP_INTERRUPT:
2173 /* just indicate that signals should be handled asap */
2174 break;
355fb23d
PB		 2175 case EXCP_DEBUG:
2176 {
2177 int sig;
2178
2179 sig = gdb_handlesig (env, TARGET_SIGTRAP);
2180 if (sig)
2181 {
2182 info.si_signo = sig;
2183 info.si_errno = 0;
2184 info.si_code = TARGET_TRAP_BRKPT;
624f7979 2185 queue_signal(env, info.si_signo, &info);
355fb23d
PB		 2186 }
2187 }
2188 break;
c3b5bc8a
TS		 2189 case 0xa0:
2190 case 0xc0:
2191 info.si_signo = SIGSEGV;
2192 info.si_errno = 0;
2193 info.si_code = TARGET_SEGV_MAPERR;
2194 info._sifields._sigfault._addr = env->tea;
624f7979 2195 queue_signal(env, info.si_signo, &info);
c3b5bc8a
TS		 2196 break;
2197
fdf9b3e8
FB		 2198 default:
2199 printf ("Unhandled trap: 0x%x\n", trapnr);
2200 cpu_dump_state(env, stderr, fprintf, 0);
2201 exit (1);
2202 }
2203 process_pending_signals (env);
2204 }
2205}
2206#endif
2207
48733d19
TS		 2208#ifdef TARGET_CRIS
2209void cpu_loop (CPUState *env)
2210{
2211 int trapnr, ret;
c227f099 2212 target_siginfo_t info;
48733d19
TS		 2213
2214 while (1) {
2215 trapnr = cpu_cris_exec (env);
2216 switch (trapnr) {
2217 case 0xaa:
2218 {
2219 info.si_signo = SIGSEGV;
2220 info.si_errno = 0;
2221 /* XXX: check env->error_code */
2222 info.si_code = TARGET_SEGV_MAPERR;
e00c1e71 2223 info._sifields._sigfault._addr = env->pregs[PR_EDA];
624f7979 2224 queue_signal(env, info.si_signo, &info);
48733d19
TS		 2225 }
2226 break;
b6d3abda
EI		 2227 case EXCP_INTERRUPT:
2228 /* just indicate that signals should be handled asap */
2229 break;
48733d19
TS		 2230 case EXCP_BREAK:
2231 ret = do_syscall(env,
2232 env->regs[9],
2233 env->regs[10],
2234 env->regs[11],
2235 env->regs[12],
2236 env->regs[13],
2237 env->pregs[7],
5945cfcb
PM		 2238 env->pregs[11],
2239 0, 0);
48733d19 2240 env->regs[10] = ret;
48733d19
TS		 2241 break;
2242 case EXCP_DEBUG:
2243 {
2244 int sig;
2245
2246 sig = gdb_handlesig (env, TARGET_SIGTRAP);
2247 if (sig)
2248 {
2249 info.si_signo = sig;
2250 info.si_errno = 0;
2251 info.si_code = TARGET_TRAP_BRKPT;
624f7979 2252 queue_signal(env, info.si_signo, &info);
48733d19
TS		 2253 }
2254 }
2255 break;
2256 default:
2257 printf ("Unhandled trap: 0x%x\n", trapnr);
2258 cpu_dump_state(env, stderr, fprintf, 0);
2259 exit (1);
2260 }
2261 process_pending_signals (env);
2262 }
2263}
2264#endif
2265
b779e29e
EI		 2266#ifdef TARGET_MICROBLAZE
2267void cpu_loop (CPUState *env)
2268{
2269 int trapnr, ret;
c227f099 2270 target_siginfo_t info;
b779e29e
EI		 2271
2272 while (1) {
2273 trapnr = cpu_mb_exec (env);
2274 switch (trapnr) {
2275 case 0xaa:
2276 {
2277 info.si_signo = SIGSEGV;
2278 info.si_errno = 0;
2279 /* XXX: check env->error_code */
2280 info.si_code = TARGET_SEGV_MAPERR;
2281 info._sifields._sigfault._addr = 0;
2282 queue_signal(env, info.si_signo, &info);
2283 }
2284 break;
2285 case EXCP_INTERRUPT:
2286 /* just indicate that signals should be handled asap */
2287 break;
2288 case EXCP_BREAK:
2289 /* Return address is 4 bytes after the call. */
2290 env->regs[14] += 4;
2291 ret = do_syscall(env,
2292 env->regs[12],
2293 env->regs[5],
2294 env->regs[6],
2295 env->regs[7],
2296 env->regs[8],
2297 env->regs[9],
5945cfcb
PM		 2298 env->regs[10],
2299 0, 0);
b779e29e
EI		 2300 env->regs[3] = ret;
2301 env->sregs[SR_PC] = env->regs[14];
2302 break;
b76da7e3
EI		 2303 case EXCP_HW_EXCP:
2304 env->regs[17] = env->sregs[SR_PC] + 4;
2305 if (env->iflags & D_FLAG) {
2306 env->sregs[SR_ESR] |= 1 << 12;
2307 env->sregs[SR_PC] -= 4;
2308 /* FIXME: if branch was immed, replay the imm aswell. */
2309 }
2310
2311 env->iflags &= ~(IMM_FLAG | D_FLAG);
2312
2313 switch (env->sregs[SR_ESR] & 31) {
2314 case ESR_EC_FPU:
2315 info.si_signo = SIGFPE;
2316 info.si_errno = 0;
2317 if (env->sregs[SR_FSR] & FSR_IO) {
2318 info.si_code = TARGET_FPE_FLTINV;
2319 }
2320 if (env->sregs[SR_FSR] & FSR_DZ) {
2321 info.si_code = TARGET_FPE_FLTDIV;
2322 }
2323 info._sifields._sigfault._addr = 0;
2324 queue_signal(env, info.si_signo, &info);
2325 break;
2326 default:
2327 printf ("Unhandled hw-exception: 0x%x\n",
2e42d52d 2328 env->sregs[SR_ESR] & ESR_EC_MASK);
b76da7e3
EI		 2329 cpu_dump_state(env, stderr, fprintf, 0);
2330 exit (1);
2331 break;
2332 }
2333 break;
b779e29e
EI		 2334 case EXCP_DEBUG:
2335 {
2336 int sig;
2337
2338 sig = gdb_handlesig (env, TARGET_SIGTRAP);
2339 if (sig)
2340 {
2341 info.si_signo = sig;
2342 info.si_errno = 0;
2343 info.si_code = TARGET_TRAP_BRKPT;
2344 queue_signal(env, info.si_signo, &info);
2345 }
2346 }
2347 break;
2348 default:
2349 printf ("Unhandled trap: 0x%x\n", trapnr);
2350 cpu_dump_state(env, stderr, fprintf, 0);
2351 exit (1);
2352 }
2353 process_pending_signals (env);
2354 }
2355}
2356#endif
2357
e6e5906b
PB		 2358#ifdef TARGET_M68K
2359
2360void cpu_loop(CPUM68KState *env)
2361{
2362 int trapnr;
2363 unsigned int n;
c227f099 2364 target_siginfo_t info;
e6e5906b 2365 TaskState *ts = env->opaque;
3b46e624 2366
e6e5906b
PB		 2367 for(;;) {
2368 trapnr = cpu_m68k_exec(env);
2369 switch(trapnr) {
2370 case EXCP_ILLEGAL:
2371 {
2372 if (ts->sim_syscalls) {
2373 uint16_t nr;
2374 nr = lduw(env->pc + 2);
2375 env->pc += 4;
2376 do_m68k_simcall(env, nr);
2377 } else {
2378 goto do_sigill;
2379 }
2380 }
2381 break;
a87295e8 2382 case EXCP_HALT_INSN:
e6e5906b 2383 /* Semihosing syscall. */
a87295e8 2384 env->pc += 4;
e6e5906b
PB		 2385 do_m68k_semihosting(env, env->dregs[0]);
2386 break;
2387 case EXCP_LINEA:
2388 case EXCP_LINEF:
2389 case EXCP_UNSUPPORTED:
2390 do_sigill:
2391 info.si_signo = SIGILL;
2392 info.si_errno = 0;
2393 info.si_code = TARGET_ILL_ILLOPN;
2394 info._sifields._sigfault._addr = env->pc;
624f7979 2395 queue_signal(env, info.si_signo, &info);
e6e5906b
PB		 2396 break;
2397 case EXCP_TRAP0:
2398 {
2399 ts->sim_syscalls = 0;
2400 n = env->dregs[0];
2401 env->pc += 2;
5fafdf24
TS		 2402 env->dregs[0] = do_syscall(env,
2403 n,
e6e5906b
PB		 2404 env->dregs[1],
2405 env->dregs[2],
2406 env->dregs[3],
2407 env->dregs[4],
2408 env->dregs[5],
5945cfcb
PM		 2409 env->aregs[0],
2410 0, 0);
e6e5906b
PB		 2411 }
2412 break;
2413 case EXCP_INTERRUPT:
2414 /* just indicate that signals should be handled asap */
2415 break;
2416 case EXCP_ACCESS:
2417 {
2418 info.si_signo = SIGSEGV;
2419 info.si_errno = 0;
2420 /* XXX: check env->error_code */
2421 info.si_code = TARGET_SEGV_MAPERR;
2422 info._sifields._sigfault._addr = env->mmu.ar;
624f7979 2423 queue_signal(env, info.si_signo, &info);
e6e5906b
PB		 2424 }
2425 break;
2426 case EXCP_DEBUG:
2427 {
2428 int sig;
2429
2430 sig = gdb_handlesig (env, TARGET_SIGTRAP);
2431 if (sig)
2432 {
2433 info.si_signo = sig;
2434 info.si_errno = 0;
2435 info.si_code = TARGET_TRAP_BRKPT;
624f7979 2436 queue_signal(env, info.si_signo, &info);
e6e5906b
PB		 2437 }
2438 }
2439 break;
2440 default:
5fafdf24 2441 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
e6e5906b
PB		 2442 trapnr);
2443 cpu_dump_state(env, stderr, fprintf, 0);
2444 abort();
2445 }
2446 process_pending_signals(env);
2447 }
2448}
2449#endif /* TARGET_M68K */
2450
7a3148a9 2451#ifdef TARGET_ALPHA
6910b8f6
RH		 2452static void do_store_exclusive(CPUAlphaState *env, int reg, int quad)
2453{
2454 target_ulong addr, val, tmp;
2455 target_siginfo_t info;
2456 int ret = 0;
2457
2458 addr = env->lock_addr;
2459 tmp = env->lock_st_addr;
2460 env->lock_addr = -1;
2461 env->lock_st_addr = 0;
2462
2463 start_exclusive();
2464 mmap_lock();
2465
2466 if (addr == tmp) {
2467 if (quad ? get_user_s64(val, addr) : get_user_s32(val, addr)) {
2468 goto do_sigsegv;
2469 }
2470
2471 if (val == env->lock_value) {
2472 tmp = env->ir[reg];
2473 if (quad ? put_user_u64(tmp, addr) : put_user_u32(tmp, addr)) {
2474 goto do_sigsegv;
2475 }
2476 ret = 1;
2477 }
2478 }
2479 env->ir[reg] = ret;
2480 env->pc += 4;
2481
2482 mmap_unlock();
2483 end_exclusive();
2484 return;
2485
2486 do_sigsegv:
2487 mmap_unlock();
2488 end_exclusive();
2489
2490 info.si_signo = TARGET_SIGSEGV;
2491 info.si_errno = 0;
2492 info.si_code = TARGET_SEGV_MAPERR;
2493 info._sifields._sigfault._addr = addr;
2494 queue_signal(env, TARGET_SIGSEGV, &info);
2495}
2496
7a3148a9
JM		 2497void cpu_loop (CPUState *env)
2498{
e96efcfc 2499 int trapnr;
c227f099 2500 target_siginfo_t info;
6049f4f8 2501 abi_long sysret;
3b46e624 2502
7a3148a9
JM		 2503 while (1) {
2504 trapnr = cpu_alpha_exec (env);
3b46e624 2505
ac316ca4
RH		 2506 /* All of the traps imply a transition through PALcode, which
2507 implies an REI instruction has been executed. Which means
2508 that the intr_flag should be cleared. */
2509 env->intr_flag = 0;
2510
7a3148a9
JM		 2511 switch (trapnr) {
2512 case EXCP_RESET:
2513 fprintf(stderr, "Reset requested. Exit\n");
2514 exit(1);
2515 break;
2516 case EXCP_MCHK:
2517 fprintf(stderr, "Machine check exception. Exit\n");
2518 exit(1);
2519 break;
07b6c13b
RH		 2520 case EXCP_SMP_INTERRUPT:
2521 case EXCP_CLK_INTERRUPT:
2522 case EXCP_DEV_INTERRUPT:
5fafdf24 2523 fprintf(stderr, "External interrupt. Exit\n");
7a3148a9
JM		 2524 exit(1);
2525 break;
07b6c13b 2526 case EXCP_MMFAULT:
6910b8f6 2527 env->lock_addr = -1;
6049f4f8
RH		 2528 info.si_signo = TARGET_SIGSEGV;
2529 info.si_errno = 0;
129d8aa5 2530 info.si_code = (page_get_flags(env->trap_arg0) & PAGE_VALID
0be1d07c 2531 ? TARGET_SEGV_ACCERR : TARGET_SEGV_MAPERR);
129d8aa5 2532 info._sifields._sigfault._addr = env->trap_arg0;
6049f4f8 2533 queue_signal(env, info.si_signo, &info);
7a3148a9 2534 break;
7a3148a9 2535 case EXCP_UNALIGN:
6910b8f6 2536 env->lock_addr = -1;
6049f4f8
RH		 2537 info.si_signo = TARGET_SIGBUS;
2538 info.si_errno = 0;
2539 info.si_code = TARGET_BUS_ADRALN;
129d8aa5 2540 info._sifields._sigfault._addr = env->trap_arg0;
6049f4f8 2541 queue_signal(env, info.si_signo, &info);
7a3148a9
JM		 2542 break;
2543 case EXCP_OPCDEC:
6049f4f8 2544 do_sigill:
6910b8f6 2545 env->lock_addr = -1;
6049f4f8
RH		 2546 info.si_signo = TARGET_SIGILL;
2547 info.si_errno = 0;
2548 info.si_code = TARGET_ILL_ILLOPC;
2549 info._sifields._sigfault._addr = env->pc;
2550 queue_signal(env, info.si_signo, &info);
7a3148a9 2551 break;
07b6c13b
RH		 2552 case EXCP_ARITH:
2553 env->lock_addr = -1;
2554 info.si_signo = TARGET_SIGFPE;
2555 info.si_errno = 0;
2556 info.si_code = TARGET_FPE_FLTINV;
2557 info._sifields._sigfault._addr = env->pc;
2558 queue_signal(env, info.si_signo, &info);
2559 break;
7a3148a9 2560 case EXCP_FEN:
6049f4f8 2561 /* No-op. Linux simply re-enables the FPU. */
7a3148a9 2562 break;
07b6c13b 2563 case EXCP_CALL_PAL:
6910b8f6 2564 env->lock_addr = -1;
07b6c13b 2565 switch (env->error_code) {
6049f4f8
RH		 2566 case 0x80:
2567 /* BPT */
2568 info.si_signo = TARGET_SIGTRAP;
2569 info.si_errno = 0;
2570 info.si_code = TARGET_TRAP_BRKPT;
2571 info._sifields._sigfault._addr = env->pc;
2572 queue_signal(env, info.si_signo, &info);
2573 break;
2574 case 0x81:
2575 /* BUGCHK */
2576 info.si_signo = TARGET_SIGTRAP;
2577 info.si_errno = 0;
2578 info.si_code = 0;
2579 info._sifields._sigfault._addr = env->pc;
2580 queue_signal(env, info.si_signo, &info);
2581 break;
2582 case 0x83:
2583 /* CALLSYS */
2584 trapnr = env->ir[IR_V0];
2585 sysret = do_syscall(env, trapnr,
2586 env->ir[IR_A0], env->ir[IR_A1],
2587 env->ir[IR_A2], env->ir[IR_A3],
5945cfcb
PM		 2588 env->ir[IR_A4], env->ir[IR_A5],
2589 0, 0);
a5b3b13b
RH		 2590 if (trapnr == TARGET_NR_sigreturn
2591 || trapnr == TARGET_NR_rt_sigreturn) {
2592 break;
2593 }
2594 /* Syscall writes 0 to V0 to bypass error check, similar
2595 to how this is handled internal to Linux kernel. */
2596 if (env->ir[IR_V0] == 0) {
2597 env->ir[IR_V0] = sysret;
2598 } else {
6049f4f8
RH		 2599 env->ir[IR_V0] = (sysret < 0 ? -sysret : sysret);
2600 env->ir[IR_A3] = (sysret < 0);
2601 }
2602 break;
2603 case 0x86:
2604 /* IMB */
2605 /* ??? We can probably elide the code using page_unprotect
2606 that is checking for self-modifying code. Instead we
2607 could simply call tb_flush here. Until we work out the
2608 changes required to turn off the extra write protection,
2609 this can be a no-op. */
2610 break;
2611 case 0x9E:
2612 /* RDUNIQUE */
2613 /* Handled in the translator for usermode. */
2614 abort();
2615 case 0x9F:
2616 /* WRUNIQUE */
2617 /* Handled in the translator for usermode. */
2618 abort();
2619 case 0xAA:
2620 /* GENTRAP */
2621 info.si_signo = TARGET_SIGFPE;
2622 switch (env->ir[IR_A0]) {
2623 case TARGET_GEN_INTOVF:
2624 info.si_code = TARGET_FPE_INTOVF;
2625 break;
2626 case TARGET_GEN_INTDIV:
2627 info.si_code = TARGET_FPE_INTDIV;
2628 break;
2629 case TARGET_GEN_FLTOVF:
2630 info.si_code = TARGET_FPE_FLTOVF;
2631 break;
2632 case TARGET_GEN_FLTUND:
2633 info.si_code = TARGET_FPE_FLTUND;
2634 break;
2635 case TARGET_GEN_FLTINV:
2636 info.si_code = TARGET_FPE_FLTINV;
2637 break;
2638 case TARGET_GEN_FLTINE:
2639 info.si_code = TARGET_FPE_FLTRES;
2640 break;
2641 case TARGET_GEN_ROPRAND:
2642 info.si_code = 0;
2643 break;
2644 default:
2645 info.si_signo = TARGET_SIGTRAP;
2646 info.si_code = 0;
2647 break;
2648 }
2649 info.si_errno = 0;
2650 info._sifields._sigfault._addr = env->pc;
2651 queue_signal(env, info.si_signo, &info);
2652 break;
2653 default:
2654 goto do_sigill;
2655 }
7a3148a9 2656 break;
7a3148a9 2657 case EXCP_DEBUG:
6049f4f8
RH		 2658 info.si_signo = gdb_handlesig (env, TARGET_SIGTRAP);
2659 if (info.si_signo) {
6910b8f6 2660 env->lock_addr = -1;
6049f4f8
RH		 2661 info.si_errno = 0;
2662 info.si_code = TARGET_TRAP_BRKPT;
2663 queue_signal(env, info.si_signo, &info);
7a3148a9
JM		 2664 }
2665 break;
6910b8f6
RH		 2666 case EXCP_STL_C:
2667 case EXCP_STQ_C:
2668 do_store_exclusive(env, env->error_code, trapnr - EXCP_STL_C);
2669 break;
7a3148a9
JM		 2670 default:
2671 printf ("Unhandled trap: 0x%x\n", trapnr);
2672 cpu_dump_state(env, stderr, fprintf, 0);
2673 exit (1);
2674 }
2675 process_pending_signals (env);
2676 }
2677}
2678#endif /* TARGET_ALPHA */
2679
a4c075f1
UH		 2680#ifdef TARGET_S390X
2681void cpu_loop(CPUS390XState *env)
2682{
2683 int trapnr;
2684 target_siginfo_t info;
2685
2686 while (1) {
2687 trapnr = cpu_s390x_exec (env);
2688
2689 switch (trapnr) {
2690 case EXCP_INTERRUPT:
2691 /* just indicate that signals should be handled asap */
2692 break;
2693 case EXCP_DEBUG:
2694 {
2695 int sig;
2696
2697 sig = gdb_handlesig (env, TARGET_SIGTRAP);
2698 if (sig) {
2699 info.si_signo = sig;
2700 info.si_errno = 0;
2701 info.si_code = TARGET_TRAP_BRKPT;
2702 queue_signal(env, info.si_signo, &info);
2703 }
2704 }
2705 break;
2706 case EXCP_SVC:
2707 {
2708 int n = env->int_svc_code;
2709 if (!n) {
2710 /* syscalls > 255 */
2711 n = env->regs[1];
2712 }
2713 env->psw.addr += env->int_svc_ilc;
2714 env->regs[2] = do_syscall(env, n,
2715 env->regs[2],
2716 env->regs[3],
2717 env->regs[4],
2718 env->regs[5],
2719 env->regs[6],
5945cfcb
PM		 2720 env->regs[7],
2721 0, 0);
a4c075f1
UH		 2722 }
2723 break;
2724 case EXCP_ADDR:
2725 {
2726 info.si_signo = SIGSEGV;
2727 info.si_errno = 0;
2728 /* XXX: check env->error_code */
2729 info.si_code = TARGET_SEGV_MAPERR;
2730 info._sifields._sigfault._addr = env->__excp_addr;
2731 queue_signal(env, info.si_signo, &info);
2732 }
2733 break;
2734 case EXCP_SPEC:
2735 {
2736 fprintf(stderr,"specification exception insn 0x%08x%04x\n", ldl(env->psw.addr), lduw(env->psw.addr + 4));
2737 info.si_signo = SIGILL;
2738 info.si_errno = 0;
2739 info.si_code = TARGET_ILL_ILLOPC;
2740 info._sifields._sigfault._addr = env->__excp_addr;
2741 queue_signal(env, info.si_signo, &info);
2742 }
2743 break;
2744 default:
2745 printf ("Unhandled trap: 0x%x\n", trapnr);
2746 cpu_dump_state(env, stderr, fprintf, 0);
2747 exit (1);
2748 }
2749 process_pending_signals (env);
2750 }
2751}
2752
2753#endif /* TARGET_S390X */
2754
6672b0b2
PM		 2755static void version(void)
2756{
2757 printf("qemu-" TARGET_ARCH " version " QEMU_VERSION QEMU_PKGVERSION
2758 ", Copyright (c) 2003-2008 Fabrice Bellard\n");
2759}
2760
8fcd3692 2761static void usage(void)
31e31b8a 2762{
6672b0b2
PM		 2763 version();
2764 printf("usage: qemu-" TARGET_ARCH " [options] program [arguments...]\n"
b346ff46 2765 "Linux CPU emulator (compiled for %s emulation)\n"
d691f669 2766 "\n"
68d0f70e 2767 "Standard options:\n"
b12b6a18 2768 "-h print this help\n"
6672b0b2 2769 "-version display version information and exit\n"
b12b6a18
TS		 2770 "-g port wait gdb connection to port\n"
2771 "-L path set the elf interpreter prefix (default=%s)\n"
2772 "-s size set the stack size in bytes (default=%ld)\n"
2773 "-cpu model select CPU (-cpu ? for list)\n"
2774 "-drop-ld-preload drop LD_PRELOAD for target process\n"
04a6dfeb
AJ		 2775 "-E var=value sets/modifies targets environment variable(s)\n"
2776 "-U var unsets targets environment variable(s)\n"
7d8cec95 2777 "-0 argv0 forces target process argv[0] to be argv0\n"
379f6698
PB		 2778#if defined(CONFIG_USE_GUEST_BASE)
2779 "-B address set guest_base address to address\n"
68a1c816 2780 "-R size reserve size bytes for guest virtual address space\n"
379f6698 2781#endif
54936004 2782 "\n"
68d0f70e 2783 "Debug options:\n"
6f1f31c0 2784 "-d options activate log (logfile=%s)\n"
b6741956 2785 "-p pagesize set the host page size to 'pagesize'\n"
1b530a6d 2786 "-singlestep always run in singlestep mode\n"
b01bcae6
AZ		 2787 "-strace log system calls\n"
2788 "\n"
68d0f70e 2789 "Environment variables:\n"
b01bcae6
AZ		 2790 "QEMU_STRACE Print system calls and arguments similar to the\n"
2791 " 'strace' program. Enable by setting to any value.\n"
04a6dfeb
AJ		 2792 "You can use -E and -U options to set/unset environment variables\n"
2793 "for target process. It is possible to provide several variables\n"
2794 "by repeating the option. For example:\n"
2795 " -E var1=val2 -E var2=val2 -U LD_PRELOAD -U LD_DEBUG\n"
2796 "Note that if you provide several changes to single variable\n"
2797 "last change will stay in effect.\n"
b01bcae6 2798 ,
b346ff46 2799 TARGET_ARCH,
5fafdf24 2800 interp_prefix,
703e0e89 2801 guest_stack_size,
54936004 2802 DEBUG_LOGFILE);
2d18e637 2803 exit(1);
31e31b8a
FB		 2804}
2805
d5975363 2806THREAD CPUState *thread_env;
59faf6d6 2807
edf8e2af
MW		 2808void task_settid(TaskState *ts)
2809{
2810 if (ts->ts_tid == 0) {
2f7bb878 2811#ifdef CONFIG_USE_NPTL
edf8e2af
MW		 2812 ts->ts_tid = (pid_t)syscall(SYS_gettid);
2813#else
2814 /* when no threads are used, tid becomes pid */
2815 ts->ts_tid = getpid();
2816#endif
2817 }
2818}
2819
2820void stop_all_tasks(void)
2821{
2822 /*
2823 * We trust that when using NPTL, start_exclusive()
2824 * handles thread stopping correctly.
2825 */
2826 start_exclusive();
2827}
2828
c3a92833 2829/* Assumes contents are already zeroed. */
624f7979
PB		 2830void init_task_state(TaskState *ts)
2831{
2832 int i;
2833
624f7979
PB		 2834 ts->used = 1;
2835 ts->first_free = ts->sigqueue_table;
2836 for (i = 0; i < MAX_SIGQUEUE_SIZE - 1; i++) {
2837 ts->sigqueue_table[i].next = &ts->sigqueue_table[i + 1];
2838 }
2839 ts->sigqueue_table[i].next = NULL;
2840}
2841
902b3d5c 2842int main(int argc, char **argv, char **envp)
31e31b8a
FB		 2843{
2844 const char *filename;
b1f9be31 2845 const char *cpu_model;
c235d738
MF		 2846 const char *log_file = DEBUG_LOGFILE;
2847 const char *log_mask = NULL;
01ffc75b 2848 struct target_pt_regs regs1, *regs = &regs1;
31e31b8a 2849 struct image_info info1, *info = &info1;
edf8e2af 2850 struct linux_binprm bprm;
48e15fc2 2851 TaskState *ts;
b346ff46 2852 CPUState *env;
586314f2 2853 int optind;
d691f669 2854 const char *r;
74c33bed 2855 int gdbstub_port = 0;
04a6dfeb 2856 char **target_environ, **wrk;
7d8cec95
AJ		 2857 char **target_argv;
2858 int target_argc;
04a6dfeb 2859 envlist_t *envlist = NULL;
7d8cec95
AJ		 2860 const char *argv0 = NULL;
2861 int i;
fd4d81dd 2862 int ret;
b12b6a18 2863
31e31b8a 2864 if (argc <= 1)
44de1b33 2865 usage();
f801f97e 2866
902b3d5c 2867 qemu_cache_utils_init(envp);
2868
04a6dfeb
AJ		 2869 if ((envlist = envlist_create()) == NULL) {
2870 (void) fprintf(stderr, "Unable to allocate envlist\n");
2871 exit(1);
2872 }
2873
2874 /* add current environment into the list */
2875 for (wrk = environ; *wrk != NULL; wrk++) {
2876 (void) envlist_setenv(envlist, *wrk);
2877 }
2878
703e0e89
RH		 2879 /* Read the stack limit from the kernel. If it's "unlimited",
2880 then we can do little else besides use the default. */
2881 {
2882 struct rlimit lim;
2883 if (getrlimit(RLIMIT_STACK, &lim) == 0
81bbe906 2884 && lim.rlim_cur != RLIM_INFINITY
2885 && lim.rlim_cur == (target_long)lim.rlim_cur) {
703e0e89
RH		 2886 guest_stack_size = lim.rlim_cur;
2887 }
2888 }
2889
b1f9be31 2890 cpu_model = NULL;
b5ec5ce0 2891#if defined(cpudef_setup)
2892 cpudef_setup(); /* parse cpu definitions in target config file (TBD) */
2893#endif
2894
586314f2 2895 optind = 1;
d691f669
FB		 2896 for(;;) {
2897 if (optind >= argc)
2898 break;
2899 r = argv[optind];
2900 if (r[0] != '-')
2901 break;
586314f2 2902 optind++;
d691f669
FB		 2903 r++;
2904 if (!strcmp(r, "-")) {
2905 break;
2906 } else if (!strcmp(r, "d")) {
c235d738 2907 if (optind >= argc) {
6f1f31c0 2908 break;
e19e89a5 2909 }
c235d738
MF		 2910 log_mask = argv[optind++];
2911 } else if (!strcmp(r, "D")) {
2912 if (optind >= argc) {
2913 break;
2914 }
2915 log_file = argv[optind++];
04a6dfeb
AJ		 2916 } else if (!strcmp(r, "E")) {
2917 r = argv[optind++];
2918 if (envlist_setenv(envlist, r) != 0)
2919 usage();
f66724c9
SW		 2920 } else if (!strcmp(r, "ignore-environment")) {
2921 envlist_free(envlist);
2922 if ((envlist = envlist_create()) == NULL) {
2923 (void) fprintf(stderr, "Unable to allocate envlist\n");
2924 exit(1);
2925 }
04a6dfeb
AJ		 2926 } else if (!strcmp(r, "U")) {
2927 r = argv[optind++];
2928 if (envlist_unsetenv(envlist, r) != 0)
2929 usage();
7d8cec95
AJ		 2930 } else if (!strcmp(r, "0")) {
2931 r = argv[optind++];
2932 argv0 = r;
d691f669 2933 } else if (!strcmp(r, "s")) {
491150db
AJ		 2934 if (optind >= argc)
2935 break;
d691f669 2936 r = argv[optind++];
703e0e89
RH		 2937 guest_stack_size = strtoul(r, (char **)&r, 0);
2938 if (guest_stack_size == 0)
44de1b33 2939 usage();
d691f669 2940 if (*r == 'M')
703e0e89 2941 guest_stack_size *= 1024 * 1024;
d691f669 2942 else if (*r == 'k' || *r == 'K')
703e0e89 2943 guest_stack_size *= 1024;
d691f669
FB		 2944 } else if (!strcmp(r, "L")) {
2945 interp_prefix = argv[optind++];
54936004 2946 } else if (!strcmp(r, "p")) {
491150db
AJ		 2947 if (optind >= argc)
2948 break;
83fb7adf
FB		 2949 qemu_host_page_size = atoi(argv[optind++]);
2950 if (qemu_host_page_size == 0 ||
2951 (qemu_host_page_size & (qemu_host_page_size - 1)) != 0) {
54936004
FB		 2952 fprintf(stderr, "page size must be a power of two\n");
2953 exit(1);
2954 }
1fddef4b 2955 } else if (!strcmp(r, "g")) {
491150db
AJ		 2956 if (optind >= argc)
2957 break;
74c33bed 2958 gdbstub_port = atoi(argv[optind++]);
c5937220
PB		 2959 } else if (!strcmp(r, "r")) {
2960 qemu_uname_release = argv[optind++];
b1f9be31
JM		 2961 } else if (!strcmp(r, "cpu")) {
2962 cpu_model = argv[optind++];
491150db 2963 if (cpu_model == NULL || strcmp(cpu_model, "?") == 0) {
c732abe2 2964/* XXX: implement xxx_cpu_list for targets that still miss it */
b5ec5ce0 2965#if defined(cpu_list_id)
2966 cpu_list_id(stdout, &fprintf, "");
6d1db8c3
LV		 2967#elif defined(cpu_list)
2968 cpu_list(stdout, &fprintf); /* deprecated */
b1f9be31 2969#endif
2d18e637 2970 exit(1);
b1f9be31 2971 }
379f6698
PB		 2972#if defined(CONFIG_USE_GUEST_BASE)
2973 } else if (!strcmp(r, "B")) {
2974 guest_base = strtol(argv[optind++], NULL, 0);
2975 have_guest_base = 1;
68a1c816
PB		 2976 } else if (!strcmp(r, "R")) {
2977 char *p;
2978 int shift = 0;
2979 reserved_va = strtoul(argv[optind++], &p, 0);
2980 switch (*p) {
2981 case 'k':
2982 case 'K':
2983 shift = 10;
2984 break;
2985 case 'M':
2986 shift = 20;
2987 break;
2988 case 'G':
2989 shift = 30;
2990 break;
2991 }
2992 if (shift) {
2993 unsigned long unshifted = reserved_va;
2994 p++;
2995 reserved_va <<= shift;
2996 if (((reserved_va >> shift) != unshifted)
2997#if HOST_LONG_BITS > TARGET_VIRT_ADDR_SPACE_BITS
2998 || (reserved_va > (1ul << TARGET_VIRT_ADDR_SPACE_BITS))
2999#endif
3000 ) {
3001 fprintf(stderr, "Reserved virtual address too big\n");
3002 exit(1);
3003 }
3004 }
3005 if (*p) {
3006 fprintf(stderr, "Unrecognised -R size suffix '%s'\n", p);
3007 exit(1);
3008 }
379f6698 3009#endif
b12b6a18 3010 } else if (!strcmp(r, "drop-ld-preload")) {
04a6dfeb 3011 (void) envlist_unsetenv(envlist, "LD_PRELOAD");
1b530a6d
AJ		 3012 } else if (!strcmp(r, "singlestep")) {
3013 singlestep = 1;
b6741956
FB		 3014 } else if (!strcmp(r, "strace")) {
3015 do_strace = 1;
6672b0b2
PM		 3016 } else if (!strcmp(r, "version")) {
3017 version();
3018 exit(0);
3019 } else {
d691f669
FB		 3020 usage();
3021 }
586314f2 3022 }
d691f669
FB		 3023 if (optind >= argc)
3024 usage();
586314f2 3025 filename = argv[optind];
d088d664 3026 exec_path = argv[optind];
c235d738
MF		 3027
3028 /* init debug */
3029 cpu_set_log_filename(log_file);
3030 if (log_mask) {
3031 int mask;
3032 const CPULogItem *item;
3033
3034 mask = cpu_str_to_log_mask(r);
3035 if (!mask) {
3036 printf("Log items (comma separated):\n");
3037 for (item = cpu_log_items; item->mask != 0; item++) {
3038 printf("%-10s %s\n", item->name, item->help);
3039 }
3040 exit(1);
3041 }
3042 cpu_set_log(mask);
3043 }
586314f2 3044
31e31b8a 3045 /* Zero out regs */
01ffc75b 3046 memset(regs, 0, sizeof(struct target_pt_regs));
31e31b8a
FB		 3047
3048 /* Zero out image_info */
3049 memset(info, 0, sizeof(struct image_info));
3050
edf8e2af
MW		 3051 memset(&bprm, 0, sizeof (bprm));
3052
74cd30b8
FB		 3053 /* Scan interp_prefix dir for replacement files. */
3054 init_paths(interp_prefix);
3055
46027c07 3056 if (cpu_model == NULL) {
aaed909a 3057#if defined(TARGET_I386)
46027c07
FB		 3058#ifdef TARGET_X86_64
3059 cpu_model = "qemu64";
3060#else
3061 cpu_model = "qemu32";
3062#endif
aaed909a 3063#elif defined(TARGET_ARM)
088ab16c 3064 cpu_model = "any";
d2fbca94
GX		 3065#elif defined(TARGET_UNICORE32)
3066 cpu_model = "any";
aaed909a
FB		 3067#elif defined(TARGET_M68K)
3068 cpu_model = "any";
3069#elif defined(TARGET_SPARC)
3070#ifdef TARGET_SPARC64
3071 cpu_model = "TI UltraSparc II";
3072#else
3073 cpu_model = "Fujitsu MB86904";
46027c07 3074#endif
aaed909a
FB		 3075#elif defined(TARGET_MIPS)
3076#if defined(TARGET_ABI_MIPSN32) || defined(TARGET_ABI_MIPSN64)
3077 cpu_model = "20Kc";
3078#else
3079 cpu_model = "24Kf";
3080#endif
3081#elif defined(TARGET_PPC)
7ded4f52 3082#ifdef TARGET_PPC64
f7177937 3083 cpu_model = "970fx";
7ded4f52 3084#else
aaed909a 3085 cpu_model = "750";
7ded4f52 3086#endif
aaed909a
FB		 3087#else
3088 cpu_model = "any";
3089#endif
3090 }
26a5f13b 3091 cpu_exec_init_all(0);
83fb7adf
FB		 3092 /* NOTE: we need to init the CPU at this stage to get
3093 qemu_host_page_size */
aaed909a
FB		 3094 env = cpu_init(cpu_model);
3095 if (!env) {
3096 fprintf(stderr, "Unable to find CPU definition\n");
3097 exit(1);
3098 }
b55a37c9
BS		 3099#if defined(TARGET_I386) || defined(TARGET_SPARC) || defined(TARGET_PPC)
3100 cpu_reset(env);
3101#endif
3102
d5975363 3103 thread_env = env;
3b46e624 3104
b6741956
FB		 3105 if (getenv("QEMU_STRACE")) {
3106 do_strace = 1;
b92c47c1
TS		 3107 }
3108
04a6dfeb
AJ		 3109 target_environ = envlist_to_environ(envlist, NULL);
3110 envlist_free(envlist);
b12b6a18 3111
379f6698
PB		 3112#if defined(CONFIG_USE_GUEST_BASE)
3113 /*
3114 * Now that page sizes are configured in cpu_init() we can do
3115 * proper page alignment for guest_base.
3116 */
3117 guest_base = HOST_PAGE_ALIGN(guest_base);
68a1c816
PB		 3118
3119 if (reserved_va) {
3120 void *p;
3121 int flags;
3122
3123 flags = MAP_ANONYMOUS | MAP_PRIVATE | MAP_NORESERVE;
3124 if (have_guest_base) {
3125 flags |= MAP_FIXED;
3126 }
3127 p = mmap((void *)guest_base, reserved_va, PROT_NONE, flags, -1, 0);
3128 if (p == MAP_FAILED) {
3129 fprintf(stderr, "Unable to reserve guest address space\n");
3130 exit(1);
3131 }
3132 guest_base = (unsigned long)p;
3133 /* Make sure the address is properly aligned. */
3134 if (guest_base & ~qemu_host_page_mask) {
3135 munmap(p, reserved_va);
3136 p = mmap((void *)guest_base, reserved_va + qemu_host_page_size,
3137 PROT_NONE, flags, -1, 0);
3138 if (p == MAP_FAILED) {
3139 fprintf(stderr, "Unable to reserve guest address space\n");
3140 exit(1);
3141 }
3142 guest_base = HOST_PAGE_ALIGN((unsigned long)p);
3143 }
3144 qemu_log("Reserved 0x%lx bytes of guest address space\n", reserved_va);
3145 }
14f24e14 3146#endif /* CONFIG_USE_GUEST_BASE */
379f6698
PB		 3147
3148 /*
3149 * Read in mmap_min_addr kernel parameter. This value is used
3150 * When loading the ELF image to determine whether guest_base
14f24e14 3151 * is needed. It is also used in mmap_find_vma.
379f6698 3152 */
14f24e14 3153 {
379f6698
PB		 3154 FILE *fp;
3155
3156 if ((fp = fopen("/proc/sys/vm/mmap_min_addr", "r")) != NULL) {
3157 unsigned long tmp;
3158 if (fscanf(fp, "%lu", &tmp) == 1) {
3159 mmap_min_addr = tmp;
3160 qemu_log("host mmap_min_addr=0x%lx\n", mmap_min_addr);
3161 }
3162 fclose(fp);
3163 }
3164 }
379f6698 3165
7d8cec95
AJ		 3166 /*
3167 * Prepare copy of argv vector for target.
3168 */
3169 target_argc = argc - optind;
3170 target_argv = calloc(target_argc + 1, sizeof (char *));
3171 if (target_argv == NULL) {
3172 (void) fprintf(stderr, "Unable to allocate memory for target_argv\n");
3173 exit(1);
3174 }
3175
3176 /*
3177 * If argv0 is specified (using '-0' switch) we replace
3178 * argv[0] pointer with the given one.
3179 */
3180 i = 0;
3181 if (argv0 != NULL) {
3182 target_argv[i++] = strdup(argv0);
3183 }
3184 for (; i < target_argc; i++) {
3185 target_argv[i] = strdup(argv[optind + i]);
3186 }
3187 target_argv[target_argc] = NULL;
3188
48e15fc2 3189 ts = qemu_mallocz (sizeof(TaskState));
edf8e2af
MW		 3190 init_task_state(ts);
3191 /* build Task State */
3192 ts->info = info;
3193 ts->bprm = &bprm;
3194 env->opaque = ts;
3195 task_settid(ts);
3196
fd4d81dd
AP		 3197 ret = loader_exec(filename, target_argv, target_environ, regs,
3198 info, &bprm);
3199 if (ret != 0) {
3200 printf("Error %d while loading %s\n", ret, filename);
b12b6a18
TS		 3201 _exit(1);
3202 }
3203
7d8cec95
AJ		 3204 for (i = 0; i < target_argc; i++) {
3205 free(target_argv[i]);
3206 }
3207 free(target_argv);
3208
b12b6a18
TS		 3209 for (wrk = target_environ; *wrk; wrk++) {
3210 free(*wrk);
31e31b8a 3211 }
3b46e624 3212
b12b6a18
TS		 3213 free(target_environ);
3214
2e77eac6 3215 if (qemu_log_enabled()) {
379f6698
PB		 3216#if defined(CONFIG_USE_GUEST_BASE)
3217 qemu_log("guest_base 0x%lx\n", guest_base);
3218#endif
2e77eac6
BS		 3219 log_page_dump();
3220
3221 qemu_log("start_brk 0x" TARGET_ABI_FMT_lx "\n", info->start_brk);
3222 qemu_log("end_code 0x" TARGET_ABI_FMT_lx "\n", info->end_code);
3223 qemu_log("start_code 0x" TARGET_ABI_FMT_lx "\n",
3224 info->start_code);
3225 qemu_log("start_data 0x" TARGET_ABI_FMT_lx "\n",
3226 info->start_data);
3227 qemu_log("end_data 0x" TARGET_ABI_FMT_lx "\n", info->end_data);
3228 qemu_log("start_stack 0x" TARGET_ABI_FMT_lx "\n",
3229 info->start_stack);
3230 qemu_log("brk 0x" TARGET_ABI_FMT_lx "\n", info->brk);
3231 qemu_log("entry 0x" TARGET_ABI_FMT_lx "\n", info->entry);
3232 }
31e31b8a 3233
53a5960a 3234 target_set_brk(info->brk);
31e31b8a 3235 syscall_init();
66fb9763 3236 signal_init();
31e31b8a 3237
9002ec79
RH		 3238#if defined(CONFIG_USE_GUEST_BASE)
3239 /* Now that we've loaded the binary, GUEST_BASE is fixed. Delay
3240 generating the prologue until now so that the prologue can take
3241 the real value of GUEST_BASE into account. */
3242 tcg_prologue_init(&tcg_ctx);
3243#endif
3244
b346ff46 3245#if defined(TARGET_I386)
2e255c6b
FB		 3246 cpu_x86_set_cpl(env, 3);
3247
3802ce26 3248 env->cr[0] = CR0_PG_MASK | CR0_WP_MASK | CR0_PE_MASK;
1bde465e
FB		 3249 env->hflags |= HF_PE_MASK;
3250 if (env->cpuid_features & CPUID_SSE) {
3251 env->cr[4] |= CR4_OSFXSR_MASK;
3252 env->hflags |= HF_OSFXSR_MASK;
3253 }
d2fd1af7 3254#ifndef TARGET_ABI32
4dbc422b
FB		 3255 /* enable 64 bit mode if possible */
3256 if (!(env->cpuid_ext2_features & CPUID_EXT2_LM)) {
3257 fprintf(stderr, "The selected x86 CPU does not support 64 bit mode\n");
3258 exit(1);
3259 }
d2fd1af7 3260 env->cr[4] |= CR4_PAE_MASK;
4dbc422b 3261 env->efer |= MSR_EFER_LMA | MSR_EFER_LME;
d2fd1af7
FB		 3262 env->hflags |= HF_LMA_MASK;
3263#endif
1bde465e 3264
415e561f
FB		 3265 /* flags setup : we activate the IRQs by default as in user mode */
3266 env->eflags |= IF_MASK;
3b46e624 3267
6dbad63e 3268 /* linux register setup */
d2fd1af7 3269#ifndef TARGET_ABI32
84409ddb
JM		 3270 env->regs[R_EAX] = regs->rax;
3271 env->regs[R_EBX] = regs->rbx;
3272 env->regs[R_ECX] = regs->rcx;
3273 env->regs[R_EDX] = regs->rdx;
3274 env->regs[R_ESI] = regs->rsi;
3275 env->regs[R_EDI] = regs->rdi;
3276 env->regs[R_EBP] = regs->rbp;
3277 env->regs[R_ESP] = regs->rsp;
3278 env->eip = regs->rip;
3279#else
0ecfa993
FB		 3280 env->regs[R_EAX] = regs->eax;
3281 env->regs[R_EBX] = regs->ebx;
3282 env->regs[R_ECX] = regs->ecx;
3283 env->regs[R_EDX] = regs->edx;
3284 env->regs[R_ESI] = regs->esi;
3285 env->regs[R_EDI] = regs->edi;
3286 env->regs[R_EBP] = regs->ebp;
3287 env->regs[R_ESP] = regs->esp;
dab2ed99 3288 env->eip = regs->eip;
84409ddb 3289#endif
31e31b8a 3290
f4beb510 3291 /* linux interrupt setup */
e441570f
AZ		 3292#ifndef TARGET_ABI32
3293 env->idt.limit = 511;
3294#else
3295 env->idt.limit = 255;
3296#endif
3297 env->idt.base = target_mmap(0, sizeof(uint64_t) * (env->idt.limit + 1),
3298 PROT_READ|PROT_WRITE,
3299 MAP_ANONYMOUS|MAP_PRIVATE, -1, 0);
3300 idt_table = g2h(env->idt.base);
f4beb510
FB		 3301 set_idt(0, 0);
3302 set_idt(1, 0);
3303 set_idt(2, 0);
3304 set_idt(3, 3);
3305 set_idt(4, 3);
ec95da6c 3306 set_idt(5, 0);
f4beb510
FB		 3307 set_idt(6, 0);
3308 set_idt(7, 0);
3309 set_idt(8, 0);
3310 set_idt(9, 0);
3311 set_idt(10, 0);
3312 set_idt(11, 0);
3313 set_idt(12, 0);
3314 set_idt(13, 0);
3315 set_idt(14, 0);
3316 set_idt(15, 0);
3317 set_idt(16, 0);
3318 set_idt(17, 0);
3319 set_idt(18, 0);
3320 set_idt(19, 0);
3321 set_idt(0x80, 3);
3322
6dbad63e 3323 /* linux segment setup */
8d18e893
FB		 3324 {
3325 uint64_t *gdt_table;
e441570f
AZ		 3326 env->gdt.base = target_mmap(0, sizeof(uint64_t) * TARGET_GDT_ENTRIES,
3327 PROT_READ|PROT_WRITE,
3328 MAP_ANONYMOUS|MAP_PRIVATE, -1, 0);
8d18e893 3329 env->gdt.limit = sizeof(uint64_t) * TARGET_GDT_ENTRIES - 1;
e441570f 3330 gdt_table = g2h(env->gdt.base);
d2fd1af7 3331#ifdef TARGET_ABI32
8d18e893
FB		 3332 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
3333 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
3334 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
d2fd1af7
FB		 3335#else
3336 /* 64 bit code segment */
3337 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
3338 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
3339 DESC_L_MASK |
3340 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
3341#endif
8d18e893
FB		 3342 write_dt(&gdt_table[__USER_DS >> 3], 0, 0xfffff,
3343 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
3344 (3 << DESC_DPL_SHIFT) | (0x2 << DESC_TYPE_SHIFT));
3345 }
6dbad63e 3346 cpu_x86_load_seg(env, R_CS, __USER_CS);
d2fd1af7
FB		 3347 cpu_x86_load_seg(env, R_SS, __USER_DS);
3348#ifdef TARGET_ABI32
6dbad63e
FB		 3349 cpu_x86_load_seg(env, R_DS, __USER_DS);
3350 cpu_x86_load_seg(env, R_ES, __USER_DS);
6dbad63e
FB		 3351 cpu_x86_load_seg(env, R_FS, __USER_DS);
3352 cpu_x86_load_seg(env, R_GS, __USER_DS);
d6eb40f6
TS		 3353 /* This hack makes Wine work... */
3354 env->segs[R_FS].selector = 0;
d2fd1af7
FB		 3355#else
3356 cpu_x86_load_seg(env, R_DS, 0);
3357 cpu_x86_load_seg(env, R_ES, 0);
3358 cpu_x86_load_seg(env, R_FS, 0);
3359 cpu_x86_load_seg(env, R_GS, 0);
3360#endif
b346ff46
FB		 3361#elif defined(TARGET_ARM)
3362 {
3363 int i;
b5ff1b31 3364 cpsr_write(env, regs->uregs[16], 0xffffffff);
b346ff46
FB		 3365 for(i = 0; i < 16; i++) {
3366 env->regs[i] = regs->uregs[i];
3367 }
b346ff46 3368 }
d2fbca94
GX		 3369#elif defined(TARGET_UNICORE32)
3370 {
3371 int i;
3372 cpu_asr_write(env, regs->uregs[32], 0xffffffff);
3373 for (i = 0; i < 32; i++) {
3374 env->regs[i] = regs->uregs[i];
3375 }
3376 }
93ac68bc 3377#elif defined(TARGET_SPARC)
060366c5
FB		 3378 {
3379 int i;
3380 env->pc = regs->pc;
3381 env->npc = regs->npc;
3382 env->y = regs->y;
3383 for(i = 0; i < 8; i++)
3384 env->gregs[i] = regs->u_regs[i];
3385 for(i = 0; i < 8; i++)
3386 env->regwptr[i] = regs->u_regs[i + 8];
3387 }
67867308
FB		 3388#elif defined(TARGET_PPC)
3389 {
3390 int i;
3fc6c082 3391
0411a972
JM		 3392#if defined(TARGET_PPC64)
3393#if defined(TARGET_ABI32)
3394 env->msr &= ~((target_ulong)1 << MSR_SF);
e85e7c6e 3395#else
0411a972
JM		 3396 env->msr |= (target_ulong)1 << MSR_SF;
3397#endif
84409ddb 3398#endif
67867308
FB		 3399 env->nip = regs->nip;
3400 for(i = 0; i < 32; i++) {
3401 env->gpr[i] = regs->gpr[i];
3402 }
3403 }
e6e5906b
PB		 3404#elif defined(TARGET_M68K)
3405 {
e6e5906b
PB		 3406 env->pc = regs->pc;
3407 env->dregs[0] = regs->d0;
3408 env->dregs[1] = regs->d1;
3409 env->dregs[2] = regs->d2;
3410 env->dregs[3] = regs->d3;
3411 env->dregs[4] = regs->d4;
3412 env->dregs[5] = regs->d5;
3413 env->dregs[6] = regs->d6;
3414 env->dregs[7] = regs->d7;
3415 env->aregs[0] = regs->a0;
3416 env->aregs[1] = regs->a1;
3417 env->aregs[2] = regs->a2;
3418 env->aregs[3] = regs->a3;
3419 env->aregs[4] = regs->a4;
3420 env->aregs[5] = regs->a5;
3421 env->aregs[6] = regs->a6;
3422 env->aregs[7] = regs->usp;
3423 env->sr = regs->sr;
3424 ts->sim_syscalls = 1;
3425 }
b779e29e
EI		 3426#elif defined(TARGET_MICROBLAZE)
3427 {
3428 env->regs[0] = regs->r0;
3429 env->regs[1] = regs->r1;
3430 env->regs[2] = regs->r2;
3431 env->regs[3] = regs->r3;
3432 env->regs[4] = regs->r4;
3433 env->regs[5] = regs->r5;
3434 env->regs[6] = regs->r6;
3435 env->regs[7] = regs->r7;
3436 env->regs[8] = regs->r8;
3437 env->regs[9] = regs->r9;
3438 env->regs[10] = regs->r10;
3439 env->regs[11] = regs->r11;
3440 env->regs[12] = regs->r12;
3441 env->regs[13] = regs->r13;
3442 env->regs[14] = regs->r14;
3443 env->regs[15] = regs->r15;
3444 env->regs[16] = regs->r16;
3445 env->regs[17] = regs->r17;
3446 env->regs[18] = regs->r18;
3447 env->regs[19] = regs->r19;
3448 env->regs[20] = regs->r20;
3449 env->regs[21] = regs->r21;
3450 env->regs[22] = regs->r22;
3451 env->regs[23] = regs->r23;
3452 env->regs[24] = regs->r24;
3453 env->regs[25] = regs->r25;
3454 env->regs[26] = regs->r26;
3455 env->regs[27] = regs->r27;
3456 env->regs[28] = regs->r28;
3457 env->regs[29] = regs->r29;
3458 env->regs[30] = regs->r30;
3459 env->regs[31] = regs->r31;
3460 env->sregs[SR_PC] = regs->pc;
3461 }
048f6b4d
FB		 3462#elif defined(TARGET_MIPS)
3463 {
3464 int i;
3465
3466 for(i = 0; i < 32; i++) {
b5dc7732 3467 env->active_tc.gpr[i] = regs->regs[i];
048f6b4d 3468 }
0fddbbf2
NF		 3469 env->active_tc.PC = regs->cp0_epc & ~(target_ulong)1;
3470 if (regs->cp0_epc & 1) {
3471 env->hflags |= MIPS_HFLAG_M16;
3472 }
048f6b4d 3473 }
fdf9b3e8
FB		 3474#elif defined(TARGET_SH4)
3475 {
3476 int i;
3477
3478 for(i = 0; i < 16; i++) {
3479 env->gregs[i] = regs->regs[i];
3480 }
3481 env->pc = regs->pc;
3482 }
7a3148a9
JM		 3483#elif defined(TARGET_ALPHA)
3484 {
3485 int i;
3486
3487 for(i = 0; i < 28; i++) {
992f48a0 3488 env->ir[i] = ((abi_ulong *)regs)[i];
7a3148a9 3489 }
dad081ee 3490 env->ir[IR_SP] = regs->usp;
7a3148a9 3491 env->pc = regs->pc;
7a3148a9 3492 }
48733d19
TS		 3493#elif defined(TARGET_CRIS)
3494 {
3495 env->regs[0] = regs->r0;
3496 env->regs[1] = regs->r1;
3497 env->regs[2] = regs->r2;
3498 env->regs[3] = regs->r3;
3499 env->regs[4] = regs->r4;
3500 env->regs[5] = regs->r5;
3501 env->regs[6] = regs->r6;
3502 env->regs[7] = regs->r7;
3503 env->regs[8] = regs->r8;
3504 env->regs[9] = regs->r9;
3505 env->regs[10] = regs->r10;
3506 env->regs[11] = regs->r11;
3507 env->regs[12] = regs->r12;
3508 env->regs[13] = regs->r13;
3509 env->regs[14] = info->start_stack;
3510 env->regs[15] = regs->acr;
3511 env->pc = regs->erp;
3512 }
a4c075f1
UH		 3513#elif defined(TARGET_S390X)
3514 {
3515 int i;
3516 for (i = 0; i < 16; i++) {
3517 env->regs[i] = regs->gprs[i];
3518 }
3519 env->psw.mask = regs->psw.mask;
3520 env->psw.addr = regs->psw.addr;
3521 }
b346ff46
FB		 3522#else
3523#error unsupported target CPU
3524#endif
31e31b8a 3525
d2fbca94 3526#if defined(TARGET_ARM) || defined(TARGET_M68K) || defined(TARGET_UNICORE32)
a87295e8
PB		 3527 ts->stack_base = info->start_stack;
3528 ts->heap_base = info->brk;
3529 /* This will be filled in on the first SYS_HEAPINFO call. */
3530 ts->heap_limit = 0;
3531#endif
3532
74c33bed
FB		 3533 if (gdbstub_port) {
3534 gdbserver_start (gdbstub_port);
1fddef4b
FB		 3535 gdb_handlesig(env, 0);
3536 }
1b6b029e
FB		 3537 cpu_loop(env);
3538 /* never exits */
31e31b8a
FB		 3539 return 0;
3540}
Qemu copy for testing