]> git.proxmox.com Git - mirror_qemu.git/blame - memory.c
vl: redo -object parsing
[mirror_qemu.git] / memory.c
CommitLineData
093bc2cd
AK
1/*
2 * Physical memory management
3 *
4 * Copyright 2011 Red Hat, Inc. and/or its affiliates
5 *
6 * Authors:
7 * Avi Kivity <avi@redhat.com>
8 *
9 * This work is licensed under the terms of the GNU GPL, version 2. See
10 * the COPYING file in the top-level directory.
11 *
6b620ca3
PB
12 * Contributions after 2012-01-13 are licensed under the terms of the
13 * GNU GPL, version 2 or (at your option) any later version.
093bc2cd
AK
14 */
15
022c62cb
PB
16#include "exec/memory.h"
17#include "exec/address-spaces.h"
18#include "exec/ioport.h"
1de7afc9 19#include "qemu/bitops.h"
2c9b15ca 20#include "qom/object.h"
55d5d048 21#include "trace.h"
093bc2cd
AK
22#include <assert.h>
23
022c62cb 24#include "exec/memory-internal.h"
220c3ebd 25#include "exec/ram_addr.h"
e1c57ab8 26#include "sysemu/sysemu.h"
67d95c15 27
d197063f
PB
28//#define DEBUG_UNASSIGNED
29
22bde714
JK
30static unsigned memory_region_transaction_depth;
31static bool memory_region_update_pending;
4dc56152 32static bool ioeventfd_update_pending;
7664e80c
AK
33static bool global_dirty_log = false;
34
856d7245
PB
35/* flat_view_mutex is taken around reading as->current_map; the critical
36 * section is extremely short, so I'm using a single mutex for every AS.
37 * We could also RCU for the read-side.
38 *
39 * The BQL is taken around transaction commits, hence both locks are taken
40 * while writing to as->current_map (with the BQL taken outside).
41 */
42static QemuMutex flat_view_mutex;
43
72e22d2f
AK
44static QTAILQ_HEAD(memory_listeners, MemoryListener) memory_listeners
45 = QTAILQ_HEAD_INITIALIZER(memory_listeners);
4ef4db86 46
0d673e36
AK
47static QTAILQ_HEAD(, AddressSpace) address_spaces
48 = QTAILQ_HEAD_INITIALIZER(address_spaces);
49
856d7245
PB
50static void memory_init(void)
51{
52 qemu_mutex_init(&flat_view_mutex);
53}
54
093bc2cd
AK
55typedef struct AddrRange AddrRange;
56
8417cebf
AK
57/*
58 * Note using signed integers limits us to physical addresses at most
59 * 63 bits wide. They are needed for negative offsetting in aliases
60 * (large MemoryRegion::alias_offset).
61 */
093bc2cd 62struct AddrRange {
08dafab4
AK
63 Int128 start;
64 Int128 size;
093bc2cd
AK
65};
66
08dafab4 67static AddrRange addrrange_make(Int128 start, Int128 size)
093bc2cd
AK
68{
69 return (AddrRange) { start, size };
70}
71
72static bool addrrange_equal(AddrRange r1, AddrRange r2)
73{
08dafab4 74 return int128_eq(r1.start, r2.start) && int128_eq(r1.size, r2.size);
093bc2cd
AK
75}
76
08dafab4 77static Int128 addrrange_end(AddrRange r)
093bc2cd 78{
08dafab4 79 return int128_add(r.start, r.size);
093bc2cd
AK
80}
81
08dafab4 82static AddrRange addrrange_shift(AddrRange range, Int128 delta)
093bc2cd 83{
08dafab4 84 int128_addto(&range.start, delta);
093bc2cd
AK
85 return range;
86}
87
08dafab4
AK
88static bool addrrange_contains(AddrRange range, Int128 addr)
89{
90 return int128_ge(addr, range.start)
91 && int128_lt(addr, addrrange_end(range));
92}
93
093bc2cd
AK
94static bool addrrange_intersects(AddrRange r1, AddrRange r2)
95{
08dafab4
AK
96 return addrrange_contains(r1, r2.start)
97 || addrrange_contains(r2, r1.start);
093bc2cd
AK
98}
99
100static AddrRange addrrange_intersection(AddrRange r1, AddrRange r2)
101{
08dafab4
AK
102 Int128 start = int128_max(r1.start, r2.start);
103 Int128 end = int128_min(addrrange_end(r1), addrrange_end(r2));
104 return addrrange_make(start, int128_sub(end, start));
093bc2cd
AK
105}
106
0e0d36b4
AK
107enum ListenerDirection { Forward, Reverse };
108
7376e582
AK
109static bool memory_listener_match(MemoryListener *listener,
110 MemoryRegionSection *section)
111{
112 return !listener->address_space_filter
113 || listener->address_space_filter == section->address_space;
114}
115
116#define MEMORY_LISTENER_CALL_GLOBAL(_callback, _direction, _args...) \
0e0d36b4
AK
117 do { \
118 MemoryListener *_listener; \
119 \
120 switch (_direction) { \
121 case Forward: \
122 QTAILQ_FOREACH(_listener, &memory_listeners, link) { \
975aefe0
AK
123 if (_listener->_callback) { \
124 _listener->_callback(_listener, ##_args); \
125 } \
0e0d36b4
AK
126 } \
127 break; \
128 case Reverse: \
129 QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \
130 memory_listeners, link) { \
975aefe0
AK
131 if (_listener->_callback) { \
132 _listener->_callback(_listener, ##_args); \
133 } \
0e0d36b4
AK
134 } \
135 break; \
136 default: \
137 abort(); \
138 } \
139 } while (0)
140
7376e582
AK
141#define MEMORY_LISTENER_CALL(_callback, _direction, _section, _args...) \
142 do { \
143 MemoryListener *_listener; \
144 \
145 switch (_direction) { \
146 case Forward: \
147 QTAILQ_FOREACH(_listener, &memory_listeners, link) { \
975aefe0
AK
148 if (_listener->_callback \
149 && memory_listener_match(_listener, _section)) { \
7376e582
AK
150 _listener->_callback(_listener, _section, ##_args); \
151 } \
152 } \
153 break; \
154 case Reverse: \
155 QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \
156 memory_listeners, link) { \
975aefe0
AK
157 if (_listener->_callback \
158 && memory_listener_match(_listener, _section)) { \
7376e582
AK
159 _listener->_callback(_listener, _section, ##_args); \
160 } \
161 } \
162 break; \
163 default: \
164 abort(); \
165 } \
166 } while (0)
167
dfde4e6e 168/* No need to ref/unref .mr, the FlatRange keeps it alive. */
0e0d36b4 169#define MEMORY_LISTENER_UPDATE_REGION(fr, as, dir, callback) \
7376e582 170 MEMORY_LISTENER_CALL(callback, dir, (&(MemoryRegionSection) { \
0e0d36b4 171 .mr = (fr)->mr, \
f6790af6 172 .address_space = (as), \
0e0d36b4 173 .offset_within_region = (fr)->offset_in_region, \
052e87b0 174 .size = (fr)->addr.size, \
0e0d36b4 175 .offset_within_address_space = int128_get64((fr)->addr.start), \
7a8499e8 176 .readonly = (fr)->readonly, \
7376e582 177 }))
0e0d36b4 178
093bc2cd
AK
179struct CoalescedMemoryRange {
180 AddrRange addr;
181 QTAILQ_ENTRY(CoalescedMemoryRange) link;
182};
183
3e9d69e7
AK
184struct MemoryRegionIoeventfd {
185 AddrRange addr;
186 bool match_data;
187 uint64_t data;
753d5e14 188 EventNotifier *e;
3e9d69e7
AK
189};
190
191static bool memory_region_ioeventfd_before(MemoryRegionIoeventfd a,
192 MemoryRegionIoeventfd b)
193{
08dafab4 194 if (int128_lt(a.addr.start, b.addr.start)) {
3e9d69e7 195 return true;
08dafab4 196 } else if (int128_gt(a.addr.start, b.addr.start)) {
3e9d69e7 197 return false;
08dafab4 198 } else if (int128_lt(a.addr.size, b.addr.size)) {
3e9d69e7 199 return true;
08dafab4 200 } else if (int128_gt(a.addr.size, b.addr.size)) {
3e9d69e7
AK
201 return false;
202 } else if (a.match_data < b.match_data) {
203 return true;
204 } else if (a.match_data > b.match_data) {
205 return false;
206 } else if (a.match_data) {
207 if (a.data < b.data) {
208 return true;
209 } else if (a.data > b.data) {
210 return false;
211 }
212 }
753d5e14 213 if (a.e < b.e) {
3e9d69e7 214 return true;
753d5e14 215 } else if (a.e > b.e) {
3e9d69e7
AK
216 return false;
217 }
218 return false;
219}
220
221static bool memory_region_ioeventfd_equal(MemoryRegionIoeventfd a,
222 MemoryRegionIoeventfd b)
223{
224 return !memory_region_ioeventfd_before(a, b)
225 && !memory_region_ioeventfd_before(b, a);
226}
227
093bc2cd
AK
228typedef struct FlatRange FlatRange;
229typedef struct FlatView FlatView;
230
231/* Range of memory in the global map. Addresses are absolute. */
232struct FlatRange {
233 MemoryRegion *mr;
a8170e5e 234 hwaddr offset_in_region;
093bc2cd 235 AddrRange addr;
5a583347 236 uint8_t dirty_log_mask;
5f9a5ea1 237 bool romd_mode;
fb1cd6f9 238 bool readonly;
093bc2cd
AK
239};
240
241/* Flattened global view of current active memory hierarchy. Kept in sorted
242 * order.
243 */
244struct FlatView {
856d7245 245 unsigned ref;
093bc2cd
AK
246 FlatRange *ranges;
247 unsigned nr;
248 unsigned nr_allocated;
249};
250
cc31e6e7
AK
251typedef struct AddressSpaceOps AddressSpaceOps;
252
093bc2cd
AK
253#define FOR_EACH_FLAT_RANGE(var, view) \
254 for (var = (view)->ranges; var < (view)->ranges + (view)->nr; ++var)
255
093bc2cd
AK
256static bool flatrange_equal(FlatRange *a, FlatRange *b)
257{
258 return a->mr == b->mr
259 && addrrange_equal(a->addr, b->addr)
d0a9b5bc 260 && a->offset_in_region == b->offset_in_region
5f9a5ea1 261 && a->romd_mode == b->romd_mode
fb1cd6f9 262 && a->readonly == b->readonly;
093bc2cd
AK
263}
264
265static void flatview_init(FlatView *view)
266{
856d7245 267 view->ref = 1;
093bc2cd
AK
268 view->ranges = NULL;
269 view->nr = 0;
270 view->nr_allocated = 0;
271}
272
273/* Insert a range into a given position. Caller is responsible for maintaining
274 * sorting order.
275 */
276static void flatview_insert(FlatView *view, unsigned pos, FlatRange *range)
277{
278 if (view->nr == view->nr_allocated) {
279 view->nr_allocated = MAX(2 * view->nr, 10);
7267c094 280 view->ranges = g_realloc(view->ranges,
093bc2cd
AK
281 view->nr_allocated * sizeof(*view->ranges));
282 }
283 memmove(view->ranges + pos + 1, view->ranges + pos,
284 (view->nr - pos) * sizeof(FlatRange));
285 view->ranges[pos] = *range;
dfde4e6e 286 memory_region_ref(range->mr);
093bc2cd
AK
287 ++view->nr;
288}
289
290static void flatview_destroy(FlatView *view)
291{
dfde4e6e
PB
292 int i;
293
294 for (i = 0; i < view->nr; i++) {
295 memory_region_unref(view->ranges[i].mr);
296 }
7267c094 297 g_free(view->ranges);
a9a0c06d 298 g_free(view);
093bc2cd
AK
299}
300
856d7245
PB
301static void flatview_ref(FlatView *view)
302{
303 atomic_inc(&view->ref);
304}
305
306static void flatview_unref(FlatView *view)
307{
308 if (atomic_fetch_dec(&view->ref) == 1) {
309 flatview_destroy(view);
310 }
311}
312
3d8e6bf9
AK
313static bool can_merge(FlatRange *r1, FlatRange *r2)
314{
08dafab4 315 return int128_eq(addrrange_end(r1->addr), r2->addr.start)
3d8e6bf9 316 && r1->mr == r2->mr
08dafab4
AK
317 && int128_eq(int128_add(int128_make64(r1->offset_in_region),
318 r1->addr.size),
319 int128_make64(r2->offset_in_region))
d0a9b5bc 320 && r1->dirty_log_mask == r2->dirty_log_mask
5f9a5ea1 321 && r1->romd_mode == r2->romd_mode
fb1cd6f9 322 && r1->readonly == r2->readonly;
3d8e6bf9
AK
323}
324
8508e024 325/* Attempt to simplify a view by merging adjacent ranges */
3d8e6bf9
AK
326static void flatview_simplify(FlatView *view)
327{
328 unsigned i, j;
329
330 i = 0;
331 while (i < view->nr) {
332 j = i + 1;
333 while (j < view->nr
334 && can_merge(&view->ranges[j-1], &view->ranges[j])) {
08dafab4 335 int128_addto(&view->ranges[i].addr.size, view->ranges[j].addr.size);
3d8e6bf9
AK
336 ++j;
337 }
338 ++i;
339 memmove(&view->ranges[i], &view->ranges[j],
340 (view->nr - j) * sizeof(view->ranges[j]));
341 view->nr -= j - i;
342 }
343}
344
e7342aa3
PB
345static bool memory_region_big_endian(MemoryRegion *mr)
346{
347#ifdef TARGET_WORDS_BIGENDIAN
348 return mr->ops->endianness != DEVICE_LITTLE_ENDIAN;
349#else
350 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
351#endif
352}
353
e11ef3d1
PB
354static bool memory_region_wrong_endianness(MemoryRegion *mr)
355{
356#ifdef TARGET_WORDS_BIGENDIAN
357 return mr->ops->endianness == DEVICE_LITTLE_ENDIAN;
358#else
359 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
360#endif
361}
362
363static void adjust_endianness(MemoryRegion *mr, uint64_t *data, unsigned size)
364{
365 if (memory_region_wrong_endianness(mr)) {
366 switch (size) {
367 case 1:
368 break;
369 case 2:
370 *data = bswap16(*data);
371 break;
372 case 4:
373 *data = bswap32(*data);
374 break;
375 case 8:
376 *data = bswap64(*data);
377 break;
378 default:
379 abort();
380 }
381 }
382}
383
547e9201 384static void memory_region_oldmmio_read_accessor(MemoryRegion *mr,
ce5d2f33
PB
385 hwaddr addr,
386 uint64_t *value,
387 unsigned size,
388 unsigned shift,
389 uint64_t mask)
390{
ce5d2f33
PB
391 uint64_t tmp;
392
393 tmp = mr->ops->old_mmio.read[ctz32(size)](mr->opaque, addr);
55d5d048 394 trace_memory_region_ops_read(mr, addr, tmp, size);
ce5d2f33
PB
395 *value |= (tmp & mask) << shift;
396}
397
547e9201 398static void memory_region_read_accessor(MemoryRegion *mr,
a8170e5e 399 hwaddr addr,
164a4dcd
AK
400 uint64_t *value,
401 unsigned size,
402 unsigned shift,
403 uint64_t mask)
404{
164a4dcd
AK
405 uint64_t tmp;
406
d410515e
JK
407 if (mr->flush_coalesced_mmio) {
408 qemu_flush_coalesced_mmio_buffer();
409 }
164a4dcd 410 tmp = mr->ops->read(mr->opaque, addr, size);
55d5d048 411 trace_memory_region_ops_read(mr, addr, tmp, size);
164a4dcd
AK
412 *value |= (tmp & mask) << shift;
413}
414
547e9201 415static void memory_region_oldmmio_write_accessor(MemoryRegion *mr,
ce5d2f33
PB
416 hwaddr addr,
417 uint64_t *value,
418 unsigned size,
419 unsigned shift,
420 uint64_t mask)
421{
ce5d2f33
PB
422 uint64_t tmp;
423
424 tmp = (*value >> shift) & mask;
55d5d048 425 trace_memory_region_ops_write(mr, addr, tmp, size);
ce5d2f33
PB
426 mr->ops->old_mmio.write[ctz32(size)](mr->opaque, addr, tmp);
427}
428
547e9201 429static void memory_region_write_accessor(MemoryRegion *mr,
a8170e5e 430 hwaddr addr,
164a4dcd
AK
431 uint64_t *value,
432 unsigned size,
433 unsigned shift,
434 uint64_t mask)
435{
164a4dcd
AK
436 uint64_t tmp;
437
d410515e
JK
438 if (mr->flush_coalesced_mmio) {
439 qemu_flush_coalesced_mmio_buffer();
440 }
164a4dcd 441 tmp = (*value >> shift) & mask;
55d5d048 442 trace_memory_region_ops_write(mr, addr, tmp, size);
164a4dcd
AK
443 mr->ops->write(mr->opaque, addr, tmp, size);
444}
445
a8170e5e 446static void access_with_adjusted_size(hwaddr addr,
164a4dcd
AK
447 uint64_t *value,
448 unsigned size,
449 unsigned access_size_min,
450 unsigned access_size_max,
547e9201 451 void (*access)(MemoryRegion *mr,
a8170e5e 452 hwaddr addr,
164a4dcd
AK
453 uint64_t *value,
454 unsigned size,
455 unsigned shift,
456 uint64_t mask),
547e9201 457 MemoryRegion *mr)
164a4dcd
AK
458{
459 uint64_t access_mask;
460 unsigned access_size;
461 unsigned i;
462
463 if (!access_size_min) {
464 access_size_min = 1;
465 }
466 if (!access_size_max) {
467 access_size_max = 4;
468 }
ce5d2f33
PB
469
470 /* FIXME: support unaligned access? */
164a4dcd
AK
471 access_size = MAX(MIN(size, access_size_max), access_size_min);
472 access_mask = -1ULL >> (64 - access_size * 8);
e7342aa3
PB
473 if (memory_region_big_endian(mr)) {
474 for (i = 0; i < size; i += access_size) {
475 access(mr, addr + i, value, access_size,
476 (size - access_size - i) * 8, access_mask);
477 }
478 } else {
479 for (i = 0; i < size; i += access_size) {
480 access(mr, addr + i, value, access_size, i * 8, access_mask);
481 }
164a4dcd
AK
482 }
483}
484
e2177955
AK
485static AddressSpace *memory_region_to_address_space(MemoryRegion *mr)
486{
0d673e36
AK
487 AddressSpace *as;
488
feca4ac1
PB
489 while (mr->container) {
490 mr = mr->container;
e2177955 491 }
0d673e36
AK
492 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
493 if (mr == as->root) {
494 return as;
495 }
e2177955 496 }
eed2bacf 497 return NULL;
e2177955
AK
498}
499
093bc2cd
AK
500/* Render a memory region into the global view. Ranges in @view obscure
501 * ranges in @mr.
502 */
503static void render_memory_region(FlatView *view,
504 MemoryRegion *mr,
08dafab4 505 Int128 base,
fb1cd6f9
AK
506 AddrRange clip,
507 bool readonly)
093bc2cd
AK
508{
509 MemoryRegion *subregion;
510 unsigned i;
a8170e5e 511 hwaddr offset_in_region;
08dafab4
AK
512 Int128 remain;
513 Int128 now;
093bc2cd
AK
514 FlatRange fr;
515 AddrRange tmp;
516
6bba19ba
AK
517 if (!mr->enabled) {
518 return;
519 }
520
08dafab4 521 int128_addto(&base, int128_make64(mr->addr));
fb1cd6f9 522 readonly |= mr->readonly;
093bc2cd
AK
523
524 tmp = addrrange_make(base, mr->size);
525
526 if (!addrrange_intersects(tmp, clip)) {
527 return;
528 }
529
530 clip = addrrange_intersection(tmp, clip);
531
532 if (mr->alias) {
08dafab4
AK
533 int128_subfrom(&base, int128_make64(mr->alias->addr));
534 int128_subfrom(&base, int128_make64(mr->alias_offset));
fb1cd6f9 535 render_memory_region(view, mr->alias, base, clip, readonly);
093bc2cd
AK
536 return;
537 }
538
539 /* Render subregions in priority order. */
540 QTAILQ_FOREACH(subregion, &mr->subregions, subregions_link) {
fb1cd6f9 541 render_memory_region(view, subregion, base, clip, readonly);
093bc2cd
AK
542 }
543
14a3c10a 544 if (!mr->terminates) {
093bc2cd
AK
545 return;
546 }
547
08dafab4 548 offset_in_region = int128_get64(int128_sub(clip.start, base));
093bc2cd
AK
549 base = clip.start;
550 remain = clip.size;
551
2eb74e1a
PC
552 fr.mr = mr;
553 fr.dirty_log_mask = mr->dirty_log_mask;
554 fr.romd_mode = mr->romd_mode;
555 fr.readonly = readonly;
556
093bc2cd 557 /* Render the region itself into any gaps left by the current view. */
08dafab4
AK
558 for (i = 0; i < view->nr && int128_nz(remain); ++i) {
559 if (int128_ge(base, addrrange_end(view->ranges[i].addr))) {
093bc2cd
AK
560 continue;
561 }
08dafab4
AK
562 if (int128_lt(base, view->ranges[i].addr.start)) {
563 now = int128_min(remain,
564 int128_sub(view->ranges[i].addr.start, base));
093bc2cd
AK
565 fr.offset_in_region = offset_in_region;
566 fr.addr = addrrange_make(base, now);
567 flatview_insert(view, i, &fr);
568 ++i;
08dafab4
AK
569 int128_addto(&base, now);
570 offset_in_region += int128_get64(now);
571 int128_subfrom(&remain, now);
093bc2cd 572 }
d26a8cae
AK
573 now = int128_sub(int128_min(int128_add(base, remain),
574 addrrange_end(view->ranges[i].addr)),
575 base);
576 int128_addto(&base, now);
577 offset_in_region += int128_get64(now);
578 int128_subfrom(&remain, now);
093bc2cd 579 }
08dafab4 580 if (int128_nz(remain)) {
093bc2cd
AK
581 fr.offset_in_region = offset_in_region;
582 fr.addr = addrrange_make(base, remain);
583 flatview_insert(view, i, &fr);
584 }
585}
586
587/* Render a memory topology into a list of disjoint absolute ranges. */
a9a0c06d 588static FlatView *generate_memory_topology(MemoryRegion *mr)
093bc2cd 589{
a9a0c06d 590 FlatView *view;
093bc2cd 591
a9a0c06d
PB
592 view = g_new(FlatView, 1);
593 flatview_init(view);
093bc2cd 594
83f3c251 595 if (mr) {
a9a0c06d 596 render_memory_region(view, mr, int128_zero(),
83f3c251
AK
597 addrrange_make(int128_zero(), int128_2_64()), false);
598 }
a9a0c06d 599 flatview_simplify(view);
093bc2cd
AK
600
601 return view;
602}
603
3e9d69e7
AK
604static void address_space_add_del_ioeventfds(AddressSpace *as,
605 MemoryRegionIoeventfd *fds_new,
606 unsigned fds_new_nb,
607 MemoryRegionIoeventfd *fds_old,
608 unsigned fds_old_nb)
609{
610 unsigned iold, inew;
80a1ea37
AK
611 MemoryRegionIoeventfd *fd;
612 MemoryRegionSection section;
3e9d69e7
AK
613
614 /* Generate a symmetric difference of the old and new fd sets, adding
615 * and deleting as necessary.
616 */
617
618 iold = inew = 0;
619 while (iold < fds_old_nb || inew < fds_new_nb) {
620 if (iold < fds_old_nb
621 && (inew == fds_new_nb
622 || memory_region_ioeventfd_before(fds_old[iold],
623 fds_new[inew]))) {
80a1ea37
AK
624 fd = &fds_old[iold];
625 section = (MemoryRegionSection) {
f6790af6 626 .address_space = as,
80a1ea37 627 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 628 .size = fd->addr.size,
80a1ea37
AK
629 };
630 MEMORY_LISTENER_CALL(eventfd_del, Forward, &section,
753d5e14 631 fd->match_data, fd->data, fd->e);
3e9d69e7
AK
632 ++iold;
633 } else if (inew < fds_new_nb
634 && (iold == fds_old_nb
635 || memory_region_ioeventfd_before(fds_new[inew],
636 fds_old[iold]))) {
80a1ea37
AK
637 fd = &fds_new[inew];
638 section = (MemoryRegionSection) {
f6790af6 639 .address_space = as,
80a1ea37 640 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 641 .size = fd->addr.size,
80a1ea37
AK
642 };
643 MEMORY_LISTENER_CALL(eventfd_add, Reverse, &section,
753d5e14 644 fd->match_data, fd->data, fd->e);
3e9d69e7
AK
645 ++inew;
646 } else {
647 ++iold;
648 ++inew;
649 }
650 }
651}
652
856d7245
PB
653static FlatView *address_space_get_flatview(AddressSpace *as)
654{
655 FlatView *view;
656
657 qemu_mutex_lock(&flat_view_mutex);
658 view = as->current_map;
659 flatview_ref(view);
660 qemu_mutex_unlock(&flat_view_mutex);
661 return view;
662}
663
3e9d69e7
AK
664static void address_space_update_ioeventfds(AddressSpace *as)
665{
99e86347 666 FlatView *view;
3e9d69e7
AK
667 FlatRange *fr;
668 unsigned ioeventfd_nb = 0;
669 MemoryRegionIoeventfd *ioeventfds = NULL;
670 AddrRange tmp;
671 unsigned i;
672
856d7245 673 view = address_space_get_flatview(as);
99e86347 674 FOR_EACH_FLAT_RANGE(fr, view) {
3e9d69e7
AK
675 for (i = 0; i < fr->mr->ioeventfd_nb; ++i) {
676 tmp = addrrange_shift(fr->mr->ioeventfds[i].addr,
08dafab4
AK
677 int128_sub(fr->addr.start,
678 int128_make64(fr->offset_in_region)));
3e9d69e7
AK
679 if (addrrange_intersects(fr->addr, tmp)) {
680 ++ioeventfd_nb;
7267c094 681 ioeventfds = g_realloc(ioeventfds,
3e9d69e7
AK
682 ioeventfd_nb * sizeof(*ioeventfds));
683 ioeventfds[ioeventfd_nb-1] = fr->mr->ioeventfds[i];
684 ioeventfds[ioeventfd_nb-1].addr = tmp;
685 }
686 }
687 }
688
689 address_space_add_del_ioeventfds(as, ioeventfds, ioeventfd_nb,
690 as->ioeventfds, as->ioeventfd_nb);
691
7267c094 692 g_free(as->ioeventfds);
3e9d69e7
AK
693 as->ioeventfds = ioeventfds;
694 as->ioeventfd_nb = ioeventfd_nb;
856d7245 695 flatview_unref(view);
3e9d69e7
AK
696}
697
b8af1afb 698static void address_space_update_topology_pass(AddressSpace *as,
a9a0c06d
PB
699 const FlatView *old_view,
700 const FlatView *new_view,
b8af1afb 701 bool adding)
093bc2cd 702{
093bc2cd
AK
703 unsigned iold, inew;
704 FlatRange *frold, *frnew;
093bc2cd
AK
705
706 /* Generate a symmetric difference of the old and new memory maps.
707 * Kill ranges in the old map, and instantiate ranges in the new map.
708 */
709 iold = inew = 0;
a9a0c06d
PB
710 while (iold < old_view->nr || inew < new_view->nr) {
711 if (iold < old_view->nr) {
712 frold = &old_view->ranges[iold];
093bc2cd
AK
713 } else {
714 frold = NULL;
715 }
a9a0c06d
PB
716 if (inew < new_view->nr) {
717 frnew = &new_view->ranges[inew];
093bc2cd
AK
718 } else {
719 frnew = NULL;
720 }
721
722 if (frold
723 && (!frnew
08dafab4
AK
724 || int128_lt(frold->addr.start, frnew->addr.start)
725 || (int128_eq(frold->addr.start, frnew->addr.start)
093bc2cd 726 && !flatrange_equal(frold, frnew)))) {
41a6e477 727 /* In old but not in new, or in both but attributes changed. */
093bc2cd 728
b8af1afb 729 if (!adding) {
72e22d2f 730 MEMORY_LISTENER_UPDATE_REGION(frold, as, Reverse, region_del);
b8af1afb
AK
731 }
732
093bc2cd
AK
733 ++iold;
734 } else if (frold && frnew && flatrange_equal(frold, frnew)) {
41a6e477 735 /* In both and unchanged (except logging may have changed) */
093bc2cd 736
b8af1afb 737 if (adding) {
50c1e149 738 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_nop);
b8af1afb 739 if (frold->dirty_log_mask && !frnew->dirty_log_mask) {
72e22d2f 740 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Reverse, log_stop);
b8af1afb 741 } else if (frnew->dirty_log_mask && !frold->dirty_log_mask) {
72e22d2f 742 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, log_start);
b8af1afb 743 }
5a583347
AK
744 }
745
093bc2cd
AK
746 ++iold;
747 ++inew;
093bc2cd
AK
748 } else {
749 /* In new */
750
b8af1afb 751 if (adding) {
72e22d2f 752 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_add);
b8af1afb
AK
753 }
754
093bc2cd
AK
755 ++inew;
756 }
757 }
b8af1afb
AK
758}
759
760
761static void address_space_update_topology(AddressSpace *as)
762{
856d7245 763 FlatView *old_view = address_space_get_flatview(as);
a9a0c06d 764 FlatView *new_view = generate_memory_topology(as->root);
b8af1afb
AK
765
766 address_space_update_topology_pass(as, old_view, new_view, false);
767 address_space_update_topology_pass(as, old_view, new_view, true);
768
856d7245
PB
769 qemu_mutex_lock(&flat_view_mutex);
770 flatview_unref(as->current_map);
a9a0c06d 771 as->current_map = new_view;
856d7245
PB
772 qemu_mutex_unlock(&flat_view_mutex);
773
774 /* Note that all the old MemoryRegions are still alive up to this
775 * point. This relieves most MemoryListeners from the need to
776 * ref/unref the MemoryRegions they get---unless they use them
777 * outside the iothread mutex, in which case precise reference
778 * counting is necessary.
779 */
780 flatview_unref(old_view);
781
3e9d69e7 782 address_space_update_ioeventfds(as);
093bc2cd
AK
783}
784
4ef4db86
AK
785void memory_region_transaction_begin(void)
786{
bb880ded 787 qemu_flush_coalesced_mmio_buffer();
4ef4db86
AK
788 ++memory_region_transaction_depth;
789}
790
4dc56152
GA
791static void memory_region_clear_pending(void)
792{
793 memory_region_update_pending = false;
794 ioeventfd_update_pending = false;
795}
796
4ef4db86
AK
797void memory_region_transaction_commit(void)
798{
0d673e36
AK
799 AddressSpace *as;
800
4ef4db86
AK
801 assert(memory_region_transaction_depth);
802 --memory_region_transaction_depth;
4dc56152
GA
803 if (!memory_region_transaction_depth) {
804 if (memory_region_update_pending) {
805 MEMORY_LISTENER_CALL_GLOBAL(begin, Forward);
02e2b95f 806
4dc56152
GA
807 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
808 address_space_update_topology(as);
809 }
02e2b95f 810
4dc56152
GA
811 MEMORY_LISTENER_CALL_GLOBAL(commit, Forward);
812 } else if (ioeventfd_update_pending) {
813 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
814 address_space_update_ioeventfds(as);
815 }
816 }
817 memory_region_clear_pending();
818 }
4ef4db86
AK
819}
820
545e92e0
AK
821static void memory_region_destructor_none(MemoryRegion *mr)
822{
823}
824
825static void memory_region_destructor_ram(MemoryRegion *mr)
826{
827 qemu_ram_free(mr->ram_addr);
828}
829
dfde4e6e
PB
830static void memory_region_destructor_alias(MemoryRegion *mr)
831{
832 memory_region_unref(mr->alias);
833}
834
545e92e0
AK
835static void memory_region_destructor_ram_from_ptr(MemoryRegion *mr)
836{
837 qemu_ram_free_from_ptr(mr->ram_addr);
838}
839
d0a9b5bc
AK
840static void memory_region_destructor_rom_device(MemoryRegion *mr)
841{
842 qemu_ram_free(mr->ram_addr & TARGET_PAGE_MASK);
d0a9b5bc
AK
843}
844
093bc2cd 845void memory_region_init(MemoryRegion *mr,
2c9b15ca 846 Object *owner,
093bc2cd
AK
847 const char *name,
848 uint64_t size)
849{
2cdfcf27
PB
850 mr->ops = &unassigned_mem_ops;
851 mr->opaque = NULL;
2c9b15ca 852 mr->owner = owner;
30951157 853 mr->iommu_ops = NULL;
feca4ac1 854 mr->container = NULL;
08dafab4
AK
855 mr->size = int128_make64(size);
856 if (size == UINT64_MAX) {
857 mr->size = int128_2_64();
858 }
093bc2cd 859 mr->addr = 0;
b3b00c78 860 mr->subpage = false;
6bba19ba 861 mr->enabled = true;
14a3c10a 862 mr->terminates = false;
8ea9252a 863 mr->ram = false;
5f9a5ea1 864 mr->romd_mode = true;
fb1cd6f9 865 mr->readonly = false;
75c578dc 866 mr->rom_device = false;
545e92e0 867 mr->destructor = memory_region_destructor_none;
093bc2cd
AK
868 mr->priority = 0;
869 mr->may_overlap = false;
870 mr->alias = NULL;
871 QTAILQ_INIT(&mr->subregions);
872 memset(&mr->subregions_link, 0, sizeof mr->subregions_link);
873 QTAILQ_INIT(&mr->coalesced);
7267c094 874 mr->name = g_strdup(name);
5a583347 875 mr->dirty_log_mask = 0;
3e9d69e7
AK
876 mr->ioeventfd_nb = 0;
877 mr->ioeventfds = NULL;
d410515e 878 mr->flush_coalesced_mmio = false;
093bc2cd
AK
879}
880
b018ddf6
PB
881static uint64_t unassigned_mem_read(void *opaque, hwaddr addr,
882 unsigned size)
883{
884#ifdef DEBUG_UNASSIGNED
885 printf("Unassigned mem read " TARGET_FMT_plx "\n", addr);
886#endif
4917cf44
AF
887 if (current_cpu != NULL) {
888 cpu_unassigned_access(current_cpu, addr, false, false, 0, size);
c658b94f 889 }
68a7439a 890 return 0;
b018ddf6
PB
891}
892
893static void unassigned_mem_write(void *opaque, hwaddr addr,
894 uint64_t val, unsigned size)
895{
896#ifdef DEBUG_UNASSIGNED
897 printf("Unassigned mem write " TARGET_FMT_plx " = 0x%"PRIx64"\n", addr, val);
898#endif
4917cf44
AF
899 if (current_cpu != NULL) {
900 cpu_unassigned_access(current_cpu, addr, true, false, 0, size);
c658b94f 901 }
b018ddf6
PB
902}
903
d197063f
PB
904static bool unassigned_mem_accepts(void *opaque, hwaddr addr,
905 unsigned size, bool is_write)
906{
907 return false;
908}
909
910const MemoryRegionOps unassigned_mem_ops = {
911 .valid.accepts = unassigned_mem_accepts,
912 .endianness = DEVICE_NATIVE_ENDIAN,
913};
914
d2702032
PB
915bool memory_region_access_valid(MemoryRegion *mr,
916 hwaddr addr,
917 unsigned size,
918 bool is_write)
093bc2cd 919{
a014ed07
PB
920 int access_size_min, access_size_max;
921 int access_size, i;
897fa7cf 922
093bc2cd
AK
923 if (!mr->ops->valid.unaligned && (addr & (size - 1))) {
924 return false;
925 }
926
a014ed07 927 if (!mr->ops->valid.accepts) {
093bc2cd
AK
928 return true;
929 }
930
a014ed07
PB
931 access_size_min = mr->ops->valid.min_access_size;
932 if (!mr->ops->valid.min_access_size) {
933 access_size_min = 1;
934 }
935
936 access_size_max = mr->ops->valid.max_access_size;
937 if (!mr->ops->valid.max_access_size) {
938 access_size_max = 4;
939 }
940
941 access_size = MAX(MIN(size, access_size_max), access_size_min);
942 for (i = 0; i < size; i += access_size) {
943 if (!mr->ops->valid.accepts(mr->opaque, addr + i, access_size,
944 is_write)) {
945 return false;
946 }
093bc2cd 947 }
a014ed07 948
093bc2cd
AK
949 return true;
950}
951
a621f38d 952static uint64_t memory_region_dispatch_read1(MemoryRegion *mr,
a8170e5e 953 hwaddr addr,
a621f38d 954 unsigned size)
093bc2cd 955{
164a4dcd 956 uint64_t data = 0;
093bc2cd 957
ce5d2f33
PB
958 if (mr->ops->read) {
959 access_with_adjusted_size(addr, &data, size,
960 mr->ops->impl.min_access_size,
961 mr->ops->impl.max_access_size,
962 memory_region_read_accessor, mr);
963 } else {
964 access_with_adjusted_size(addr, &data, size, 1, 4,
965 memory_region_oldmmio_read_accessor, mr);
74901c3b
AK
966 }
967
093bc2cd
AK
968 return data;
969}
970
791af8c8
PB
971static bool memory_region_dispatch_read(MemoryRegion *mr,
972 hwaddr addr,
973 uint64_t *pval,
974 unsigned size)
a621f38d 975{
791af8c8
PB
976 if (!memory_region_access_valid(mr, addr, size, false)) {
977 *pval = unassigned_mem_read(mr, addr, size);
978 return true;
979 }
a621f38d 980
791af8c8
PB
981 *pval = memory_region_dispatch_read1(mr, addr, size);
982 adjust_endianness(mr, pval, size);
983 return false;
a621f38d 984}
093bc2cd 985
791af8c8 986static bool memory_region_dispatch_write(MemoryRegion *mr,
a8170e5e 987 hwaddr addr,
a621f38d
AK
988 uint64_t data,
989 unsigned size)
990{
897fa7cf 991 if (!memory_region_access_valid(mr, addr, size, true)) {
b018ddf6 992 unassigned_mem_write(mr, addr, data, size);
791af8c8 993 return true;
093bc2cd
AK
994 }
995
a621f38d
AK
996 adjust_endianness(mr, &data, size);
997
ce5d2f33
PB
998 if (mr->ops->write) {
999 access_with_adjusted_size(addr, &data, size,
1000 mr->ops->impl.min_access_size,
1001 mr->ops->impl.max_access_size,
1002 memory_region_write_accessor, mr);
1003 } else {
1004 access_with_adjusted_size(addr, &data, size, 1, 4,
1005 memory_region_oldmmio_write_accessor, mr);
74901c3b 1006 }
791af8c8 1007 return false;
093bc2cd
AK
1008}
1009
093bc2cd 1010void memory_region_init_io(MemoryRegion *mr,
2c9b15ca 1011 Object *owner,
093bc2cd
AK
1012 const MemoryRegionOps *ops,
1013 void *opaque,
1014 const char *name,
1015 uint64_t size)
1016{
2c9b15ca 1017 memory_region_init(mr, owner, name, size);
093bc2cd
AK
1018 mr->ops = ops;
1019 mr->opaque = opaque;
14a3c10a 1020 mr->terminates = true;
97161e17 1021 mr->ram_addr = ~(ram_addr_t)0;
093bc2cd
AK
1022}
1023
1024void memory_region_init_ram(MemoryRegion *mr,
2c9b15ca 1025 Object *owner,
093bc2cd
AK
1026 const char *name,
1027 uint64_t size)
1028{
2c9b15ca 1029 memory_region_init(mr, owner, name, size);
8ea9252a 1030 mr->ram = true;
14a3c10a 1031 mr->terminates = true;
545e92e0 1032 mr->destructor = memory_region_destructor_ram;
0b183fc8
PB
1033 mr->ram_addr = qemu_ram_alloc(size, mr);
1034}
1035
1036#ifdef __linux__
1037void memory_region_init_ram_from_file(MemoryRegion *mr,
1038 struct Object *owner,
1039 const char *name,
1040 uint64_t size,
7f56e740
PB
1041 const char *path,
1042 Error **errp)
0b183fc8
PB
1043{
1044 memory_region_init(mr, owner, name, size);
1045 mr->ram = true;
1046 mr->terminates = true;
1047 mr->destructor = memory_region_destructor_ram;
7f56e740 1048 mr->ram_addr = qemu_ram_alloc_from_file(size, mr, path, errp);
093bc2cd 1049}
0b183fc8 1050#endif
093bc2cd
AK
1051
1052void memory_region_init_ram_ptr(MemoryRegion *mr,
2c9b15ca 1053 Object *owner,
093bc2cd
AK
1054 const char *name,
1055 uint64_t size,
1056 void *ptr)
1057{
2c9b15ca 1058 memory_region_init(mr, owner, name, size);
8ea9252a 1059 mr->ram = true;
14a3c10a 1060 mr->terminates = true;
545e92e0 1061 mr->destructor = memory_region_destructor_ram_from_ptr;
c5705a77 1062 mr->ram_addr = qemu_ram_alloc_from_ptr(size, ptr, mr);
093bc2cd
AK
1063}
1064
1065void memory_region_init_alias(MemoryRegion *mr,
2c9b15ca 1066 Object *owner,
093bc2cd
AK
1067 const char *name,
1068 MemoryRegion *orig,
a8170e5e 1069 hwaddr offset,
093bc2cd
AK
1070 uint64_t size)
1071{
2c9b15ca 1072 memory_region_init(mr, owner, name, size);
dfde4e6e
PB
1073 memory_region_ref(orig);
1074 mr->destructor = memory_region_destructor_alias;
093bc2cd
AK
1075 mr->alias = orig;
1076 mr->alias_offset = offset;
1077}
1078
d0a9b5bc 1079void memory_region_init_rom_device(MemoryRegion *mr,
2c9b15ca 1080 Object *owner,
d0a9b5bc 1081 const MemoryRegionOps *ops,
75f5941c 1082 void *opaque,
d0a9b5bc
AK
1083 const char *name,
1084 uint64_t size)
1085{
2c9b15ca 1086 memory_region_init(mr, owner, name, size);
7bc2b9cd 1087 mr->ops = ops;
75f5941c 1088 mr->opaque = opaque;
d0a9b5bc 1089 mr->terminates = true;
75c578dc 1090 mr->rom_device = true;
d0a9b5bc 1091 mr->destructor = memory_region_destructor_rom_device;
c5705a77 1092 mr->ram_addr = qemu_ram_alloc(size, mr);
d0a9b5bc
AK
1093}
1094
30951157 1095void memory_region_init_iommu(MemoryRegion *mr,
2c9b15ca 1096 Object *owner,
30951157
AK
1097 const MemoryRegionIOMMUOps *ops,
1098 const char *name,
1099 uint64_t size)
1100{
2c9b15ca 1101 memory_region_init(mr, owner, name, size);
30951157
AK
1102 mr->iommu_ops = ops,
1103 mr->terminates = true; /* then re-forwards */
06866575 1104 notifier_list_init(&mr->iommu_notify);
30951157
AK
1105}
1106
1660e72d 1107void memory_region_init_reservation(MemoryRegion *mr,
2c9b15ca 1108 Object *owner,
1660e72d
JK
1109 const char *name,
1110 uint64_t size)
1111{
2c9b15ca 1112 memory_region_init_io(mr, owner, &unassigned_mem_ops, mr, name, size);
1660e72d
JK
1113}
1114
093bc2cd
AK
1115void memory_region_destroy(MemoryRegion *mr)
1116{
1117 assert(QTAILQ_EMPTY(&mr->subregions));
2be0e25f 1118 assert(memory_region_transaction_depth == 0);
545e92e0 1119 mr->destructor(mr);
093bc2cd 1120 memory_region_clear_coalescing(mr);
7267c094
AL
1121 g_free((char *)mr->name);
1122 g_free(mr->ioeventfds);
093bc2cd
AK
1123}
1124
803c0816
PB
1125Object *memory_region_owner(MemoryRegion *mr)
1126{
1127 return mr->owner;
1128}
1129
46637be2
PB
1130void memory_region_ref(MemoryRegion *mr)
1131{
1132 if (mr && mr->owner) {
1133 object_ref(mr->owner);
1134 }
1135}
1136
1137void memory_region_unref(MemoryRegion *mr)
1138{
1139 if (mr && mr->owner) {
1140 object_unref(mr->owner);
1141 }
1142}
1143
093bc2cd
AK
1144uint64_t memory_region_size(MemoryRegion *mr)
1145{
08dafab4
AK
1146 if (int128_eq(mr->size, int128_2_64())) {
1147 return UINT64_MAX;
1148 }
1149 return int128_get64(mr->size);
093bc2cd
AK
1150}
1151
8991c79b
AK
1152const char *memory_region_name(MemoryRegion *mr)
1153{
1154 return mr->name;
1155}
1156
8ea9252a
AK
1157bool memory_region_is_ram(MemoryRegion *mr)
1158{
1159 return mr->ram;
1160}
1161
55043ba3
AK
1162bool memory_region_is_logging(MemoryRegion *mr)
1163{
1164 return mr->dirty_log_mask;
1165}
1166
ce7923da
AK
1167bool memory_region_is_rom(MemoryRegion *mr)
1168{
1169 return mr->ram && mr->readonly;
1170}
1171
30951157
AK
1172bool memory_region_is_iommu(MemoryRegion *mr)
1173{
1174 return mr->iommu_ops;
1175}
1176
06866575
DG
1177void memory_region_register_iommu_notifier(MemoryRegion *mr, Notifier *n)
1178{
1179 notifier_list_add(&mr->iommu_notify, n);
1180}
1181
1182void memory_region_unregister_iommu_notifier(Notifier *n)
1183{
1184 notifier_remove(n);
1185}
1186
1187void memory_region_notify_iommu(MemoryRegion *mr,
1188 IOMMUTLBEntry entry)
1189{
1190 assert(memory_region_is_iommu(mr));
1191 notifier_list_notify(&mr->iommu_notify, &entry);
1192}
1193
093bc2cd
AK
1194void memory_region_set_log(MemoryRegion *mr, bool log, unsigned client)
1195{
5a583347
AK
1196 uint8_t mask = 1 << client;
1197
59023ef4 1198 memory_region_transaction_begin();
5a583347 1199 mr->dirty_log_mask = (mr->dirty_log_mask & ~mask) | (log * mask);
22bde714 1200 memory_region_update_pending |= mr->enabled;
59023ef4 1201 memory_region_transaction_commit();
093bc2cd
AK
1202}
1203
a8170e5e
AK
1204bool memory_region_get_dirty(MemoryRegion *mr, hwaddr addr,
1205 hwaddr size, unsigned client)
093bc2cd 1206{
14a3c10a 1207 assert(mr->terminates);
52159192 1208 return cpu_physical_memory_get_dirty(mr->ram_addr + addr, size, client);
093bc2cd
AK
1209}
1210
a8170e5e
AK
1211void memory_region_set_dirty(MemoryRegion *mr, hwaddr addr,
1212 hwaddr size)
093bc2cd 1213{
14a3c10a 1214 assert(mr->terminates);
75218e7f 1215 cpu_physical_memory_set_dirty_range(mr->ram_addr + addr, size);
093bc2cd
AK
1216}
1217
6c279db8
JQ
1218bool memory_region_test_and_clear_dirty(MemoryRegion *mr, hwaddr addr,
1219 hwaddr size, unsigned client)
1220{
1221 bool ret;
1222 assert(mr->terminates);
52159192 1223 ret = cpu_physical_memory_get_dirty(mr->ram_addr + addr, size, client);
6c279db8 1224 if (ret) {
a2f4d5be 1225 cpu_physical_memory_reset_dirty(mr->ram_addr + addr, size, client);
6c279db8
JQ
1226 }
1227 return ret;
1228}
1229
1230
093bc2cd
AK
1231void memory_region_sync_dirty_bitmap(MemoryRegion *mr)
1232{
0d673e36 1233 AddressSpace *as;
5a583347
AK
1234 FlatRange *fr;
1235
0d673e36 1236 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
856d7245 1237 FlatView *view = address_space_get_flatview(as);
99e86347 1238 FOR_EACH_FLAT_RANGE(fr, view) {
0d673e36
AK
1239 if (fr->mr == mr) {
1240 MEMORY_LISTENER_UPDATE_REGION(fr, as, Forward, log_sync);
1241 }
5a583347 1242 }
856d7245 1243 flatview_unref(view);
5a583347 1244 }
093bc2cd
AK
1245}
1246
1247void memory_region_set_readonly(MemoryRegion *mr, bool readonly)
1248{
fb1cd6f9 1249 if (mr->readonly != readonly) {
59023ef4 1250 memory_region_transaction_begin();
fb1cd6f9 1251 mr->readonly = readonly;
22bde714 1252 memory_region_update_pending |= mr->enabled;
59023ef4 1253 memory_region_transaction_commit();
fb1cd6f9 1254 }
093bc2cd
AK
1255}
1256
5f9a5ea1 1257void memory_region_rom_device_set_romd(MemoryRegion *mr, bool romd_mode)
d0a9b5bc 1258{
5f9a5ea1 1259 if (mr->romd_mode != romd_mode) {
59023ef4 1260 memory_region_transaction_begin();
5f9a5ea1 1261 mr->romd_mode = romd_mode;
22bde714 1262 memory_region_update_pending |= mr->enabled;
59023ef4 1263 memory_region_transaction_commit();
d0a9b5bc
AK
1264 }
1265}
1266
a8170e5e
AK
1267void memory_region_reset_dirty(MemoryRegion *mr, hwaddr addr,
1268 hwaddr size, unsigned client)
093bc2cd 1269{
14a3c10a 1270 assert(mr->terminates);
a2f4d5be 1271 cpu_physical_memory_reset_dirty(mr->ram_addr + addr, size, client);
093bc2cd
AK
1272}
1273
1274void *memory_region_get_ram_ptr(MemoryRegion *mr)
1275{
1276 if (mr->alias) {
1277 return memory_region_get_ram_ptr(mr->alias) + mr->alias_offset;
1278 }
1279
14a3c10a 1280 assert(mr->terminates);
093bc2cd 1281
021d26d1 1282 return qemu_get_ram_ptr(mr->ram_addr & TARGET_PAGE_MASK);
093bc2cd
AK
1283}
1284
0d673e36 1285static void memory_region_update_coalesced_range_as(MemoryRegion *mr, AddressSpace *as)
093bc2cd 1286{
99e86347 1287 FlatView *view;
093bc2cd
AK
1288 FlatRange *fr;
1289 CoalescedMemoryRange *cmr;
1290 AddrRange tmp;
95d2994a 1291 MemoryRegionSection section;
093bc2cd 1292
856d7245 1293 view = address_space_get_flatview(as);
99e86347 1294 FOR_EACH_FLAT_RANGE(fr, view) {
093bc2cd 1295 if (fr->mr == mr) {
95d2994a 1296 section = (MemoryRegionSection) {
f6790af6 1297 .address_space = as,
95d2994a 1298 .offset_within_address_space = int128_get64(fr->addr.start),
052e87b0 1299 .size = fr->addr.size,
95d2994a
AK
1300 };
1301
1302 MEMORY_LISTENER_CALL(coalesced_mmio_del, Reverse, &section,
1303 int128_get64(fr->addr.start),
1304 int128_get64(fr->addr.size));
093bc2cd
AK
1305 QTAILQ_FOREACH(cmr, &mr->coalesced, link) {
1306 tmp = addrrange_shift(cmr->addr,
08dafab4
AK
1307 int128_sub(fr->addr.start,
1308 int128_make64(fr->offset_in_region)));
093bc2cd
AK
1309 if (!addrrange_intersects(tmp, fr->addr)) {
1310 continue;
1311 }
1312 tmp = addrrange_intersection(tmp, fr->addr);
95d2994a
AK
1313 MEMORY_LISTENER_CALL(coalesced_mmio_add, Forward, &section,
1314 int128_get64(tmp.start),
1315 int128_get64(tmp.size));
093bc2cd
AK
1316 }
1317 }
1318 }
856d7245 1319 flatview_unref(view);
093bc2cd
AK
1320}
1321
0d673e36
AK
1322static void memory_region_update_coalesced_range(MemoryRegion *mr)
1323{
1324 AddressSpace *as;
1325
1326 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
1327 memory_region_update_coalesced_range_as(mr, as);
1328 }
1329}
1330
093bc2cd
AK
1331void memory_region_set_coalescing(MemoryRegion *mr)
1332{
1333 memory_region_clear_coalescing(mr);
08dafab4 1334 memory_region_add_coalescing(mr, 0, int128_get64(mr->size));
093bc2cd
AK
1335}
1336
1337void memory_region_add_coalescing(MemoryRegion *mr,
a8170e5e 1338 hwaddr offset,
093bc2cd
AK
1339 uint64_t size)
1340{
7267c094 1341 CoalescedMemoryRange *cmr = g_malloc(sizeof(*cmr));
093bc2cd 1342
08dafab4 1343 cmr->addr = addrrange_make(int128_make64(offset), int128_make64(size));
093bc2cd
AK
1344 QTAILQ_INSERT_TAIL(&mr->coalesced, cmr, link);
1345 memory_region_update_coalesced_range(mr);
d410515e 1346 memory_region_set_flush_coalesced(mr);
093bc2cd
AK
1347}
1348
1349void memory_region_clear_coalescing(MemoryRegion *mr)
1350{
1351 CoalescedMemoryRange *cmr;
ab5b3db5 1352 bool updated = false;
093bc2cd 1353
d410515e
JK
1354 qemu_flush_coalesced_mmio_buffer();
1355 mr->flush_coalesced_mmio = false;
1356
093bc2cd
AK
1357 while (!QTAILQ_EMPTY(&mr->coalesced)) {
1358 cmr = QTAILQ_FIRST(&mr->coalesced);
1359 QTAILQ_REMOVE(&mr->coalesced, cmr, link);
7267c094 1360 g_free(cmr);
ab5b3db5
FZ
1361 updated = true;
1362 }
1363
1364 if (updated) {
1365 memory_region_update_coalesced_range(mr);
093bc2cd 1366 }
093bc2cd
AK
1367}
1368
d410515e
JK
1369void memory_region_set_flush_coalesced(MemoryRegion *mr)
1370{
1371 mr->flush_coalesced_mmio = true;
1372}
1373
1374void memory_region_clear_flush_coalesced(MemoryRegion *mr)
1375{
1376 qemu_flush_coalesced_mmio_buffer();
1377 if (QTAILQ_EMPTY(&mr->coalesced)) {
1378 mr->flush_coalesced_mmio = false;
1379 }
1380}
1381
3e9d69e7 1382void memory_region_add_eventfd(MemoryRegion *mr,
a8170e5e 1383 hwaddr addr,
3e9d69e7
AK
1384 unsigned size,
1385 bool match_data,
1386 uint64_t data,
753d5e14 1387 EventNotifier *e)
3e9d69e7
AK
1388{
1389 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1390 .addr.start = int128_make64(addr),
1391 .addr.size = int128_make64(size),
3e9d69e7
AK
1392 .match_data = match_data,
1393 .data = data,
753d5e14 1394 .e = e,
3e9d69e7
AK
1395 };
1396 unsigned i;
1397
28f362be 1398 adjust_endianness(mr, &mrfd.data, size);
59023ef4 1399 memory_region_transaction_begin();
3e9d69e7
AK
1400 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1401 if (memory_region_ioeventfd_before(mrfd, mr->ioeventfds[i])) {
1402 break;
1403 }
1404 }
1405 ++mr->ioeventfd_nb;
7267c094 1406 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7
AK
1407 sizeof(*mr->ioeventfds) * mr->ioeventfd_nb);
1408 memmove(&mr->ioeventfds[i+1], &mr->ioeventfds[i],
1409 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb-1 - i));
1410 mr->ioeventfds[i] = mrfd;
4dc56152 1411 ioeventfd_update_pending |= mr->enabled;
59023ef4 1412 memory_region_transaction_commit();
3e9d69e7
AK
1413}
1414
1415void memory_region_del_eventfd(MemoryRegion *mr,
a8170e5e 1416 hwaddr addr,
3e9d69e7
AK
1417 unsigned size,
1418 bool match_data,
1419 uint64_t data,
753d5e14 1420 EventNotifier *e)
3e9d69e7
AK
1421{
1422 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1423 .addr.start = int128_make64(addr),
1424 .addr.size = int128_make64(size),
3e9d69e7
AK
1425 .match_data = match_data,
1426 .data = data,
753d5e14 1427 .e = e,
3e9d69e7
AK
1428 };
1429 unsigned i;
1430
28f362be 1431 adjust_endianness(mr, &mrfd.data, size);
59023ef4 1432 memory_region_transaction_begin();
3e9d69e7
AK
1433 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1434 if (memory_region_ioeventfd_equal(mrfd, mr->ioeventfds[i])) {
1435 break;
1436 }
1437 }
1438 assert(i != mr->ioeventfd_nb);
1439 memmove(&mr->ioeventfds[i], &mr->ioeventfds[i+1],
1440 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb - (i+1)));
1441 --mr->ioeventfd_nb;
7267c094 1442 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7 1443 sizeof(*mr->ioeventfds)*mr->ioeventfd_nb + 1);
4dc56152 1444 ioeventfd_update_pending |= mr->enabled;
59023ef4 1445 memory_region_transaction_commit();
3e9d69e7
AK
1446}
1447
feca4ac1 1448static void memory_region_update_container_subregions(MemoryRegion *subregion)
093bc2cd 1449{
0598701a 1450 hwaddr offset = subregion->addr;
feca4ac1 1451 MemoryRegion *mr = subregion->container;
093bc2cd
AK
1452 MemoryRegion *other;
1453
59023ef4
JK
1454 memory_region_transaction_begin();
1455
dfde4e6e 1456 memory_region_ref(subregion);
093bc2cd
AK
1457 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1458 if (subregion->may_overlap || other->may_overlap) {
1459 continue;
1460 }
2c7cfd65 1461 if (int128_ge(int128_make64(offset),
08dafab4
AK
1462 int128_add(int128_make64(other->addr), other->size))
1463 || int128_le(int128_add(int128_make64(offset), subregion->size),
1464 int128_make64(other->addr))) {
093bc2cd
AK
1465 continue;
1466 }
a5e1cbc8 1467#if 0
860329b2
MW
1468 printf("warning: subregion collision %llx/%llx (%s) "
1469 "vs %llx/%llx (%s)\n",
093bc2cd 1470 (unsigned long long)offset,
08dafab4 1471 (unsigned long long)int128_get64(subregion->size),
860329b2
MW
1472 subregion->name,
1473 (unsigned long long)other->addr,
08dafab4 1474 (unsigned long long)int128_get64(other->size),
860329b2 1475 other->name);
a5e1cbc8 1476#endif
093bc2cd
AK
1477 }
1478 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1479 if (subregion->priority >= other->priority) {
1480 QTAILQ_INSERT_BEFORE(other, subregion, subregions_link);
1481 goto done;
1482 }
1483 }
1484 QTAILQ_INSERT_TAIL(&mr->subregions, subregion, subregions_link);
1485done:
22bde714 1486 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 1487 memory_region_transaction_commit();
093bc2cd
AK
1488}
1489
0598701a
PC
1490static void memory_region_add_subregion_common(MemoryRegion *mr,
1491 hwaddr offset,
1492 MemoryRegion *subregion)
1493{
feca4ac1
PB
1494 assert(!subregion->container);
1495 subregion->container = mr;
0598701a 1496 subregion->addr = offset;
feca4ac1 1497 memory_region_update_container_subregions(subregion);
0598701a 1498}
093bc2cd
AK
1499
1500void memory_region_add_subregion(MemoryRegion *mr,
a8170e5e 1501 hwaddr offset,
093bc2cd
AK
1502 MemoryRegion *subregion)
1503{
1504 subregion->may_overlap = false;
1505 subregion->priority = 0;
1506 memory_region_add_subregion_common(mr, offset, subregion);
1507}
1508
1509void memory_region_add_subregion_overlap(MemoryRegion *mr,
a8170e5e 1510 hwaddr offset,
093bc2cd 1511 MemoryRegion *subregion,
a1ff8ae0 1512 int priority)
093bc2cd
AK
1513{
1514 subregion->may_overlap = true;
1515 subregion->priority = priority;
1516 memory_region_add_subregion_common(mr, offset, subregion);
1517}
1518
1519void memory_region_del_subregion(MemoryRegion *mr,
1520 MemoryRegion *subregion)
1521{
59023ef4 1522 memory_region_transaction_begin();
feca4ac1
PB
1523 assert(subregion->container == mr);
1524 subregion->container = NULL;
093bc2cd 1525 QTAILQ_REMOVE(&mr->subregions, subregion, subregions_link);
dfde4e6e 1526 memory_region_unref(subregion);
22bde714 1527 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 1528 memory_region_transaction_commit();
6bba19ba
AK
1529}
1530
1531void memory_region_set_enabled(MemoryRegion *mr, bool enabled)
1532{
1533 if (enabled == mr->enabled) {
1534 return;
1535 }
59023ef4 1536 memory_region_transaction_begin();
6bba19ba 1537 mr->enabled = enabled;
22bde714 1538 memory_region_update_pending = true;
59023ef4 1539 memory_region_transaction_commit();
093bc2cd 1540}
1c0ffa58 1541
67891b8a 1542static void memory_region_readd_subregion(MemoryRegion *mr)
2282e1af 1543{
feca4ac1 1544 MemoryRegion *container = mr->container;
2282e1af 1545
feca4ac1 1546 if (container) {
67891b8a
PC
1547 memory_region_transaction_begin();
1548 memory_region_ref(mr);
feca4ac1
PB
1549 memory_region_del_subregion(container, mr);
1550 mr->container = container;
1551 memory_region_update_container_subregions(mr);
67891b8a
PC
1552 memory_region_unref(mr);
1553 memory_region_transaction_commit();
2282e1af 1554 }
67891b8a 1555}
2282e1af 1556
67891b8a
PC
1557void memory_region_set_address(MemoryRegion *mr, hwaddr addr)
1558{
1559 if (addr != mr->addr) {
1560 mr->addr = addr;
1561 memory_region_readd_subregion(mr);
1562 }
2282e1af
AK
1563}
1564
a8170e5e 1565void memory_region_set_alias_offset(MemoryRegion *mr, hwaddr offset)
4703359e 1566{
4703359e 1567 assert(mr->alias);
4703359e 1568
59023ef4 1569 if (offset == mr->alias_offset) {
4703359e
AK
1570 return;
1571 }
1572
59023ef4
JK
1573 memory_region_transaction_begin();
1574 mr->alias_offset = offset;
22bde714 1575 memory_region_update_pending |= mr->enabled;
59023ef4 1576 memory_region_transaction_commit();
4703359e
AK
1577}
1578
e34911c4
AK
1579ram_addr_t memory_region_get_ram_addr(MemoryRegion *mr)
1580{
e34911c4
AK
1581 return mr->ram_addr;
1582}
1583
e2177955
AK
1584static int cmp_flatrange_addr(const void *addr_, const void *fr_)
1585{
1586 const AddrRange *addr = addr_;
1587 const FlatRange *fr = fr_;
1588
1589 if (int128_le(addrrange_end(*addr), fr->addr.start)) {
1590 return -1;
1591 } else if (int128_ge(addr->start, addrrange_end(fr->addr))) {
1592 return 1;
1593 }
1594 return 0;
1595}
1596
99e86347 1597static FlatRange *flatview_lookup(FlatView *view, AddrRange addr)
e2177955 1598{
99e86347 1599 return bsearch(&addr, view->ranges, view->nr,
e2177955
AK
1600 sizeof(FlatRange), cmp_flatrange_addr);
1601}
1602
feca4ac1 1603bool memory_region_present(MemoryRegion *container, hwaddr addr)
3ce10901 1604{
feca4ac1
PB
1605 MemoryRegion *mr = memory_region_find(container, addr, 1).mr;
1606 if (!mr || (mr == container)) {
3ce10901
PB
1607 return false;
1608 }
dfde4e6e 1609 memory_region_unref(mr);
3ce10901
PB
1610 return true;
1611}
1612
eed2bacf
IM
1613bool memory_region_is_mapped(MemoryRegion *mr)
1614{
1615 return mr->container ? true : false;
1616}
1617
73034e9e 1618MemoryRegionSection memory_region_find(MemoryRegion *mr,
a8170e5e 1619 hwaddr addr, uint64_t size)
e2177955 1620{
052e87b0 1621 MemoryRegionSection ret = { .mr = NULL };
73034e9e
PB
1622 MemoryRegion *root;
1623 AddressSpace *as;
1624 AddrRange range;
99e86347 1625 FlatView *view;
73034e9e
PB
1626 FlatRange *fr;
1627
1628 addr += mr->addr;
feca4ac1
PB
1629 for (root = mr; root->container; ) {
1630 root = root->container;
73034e9e
PB
1631 addr += root->addr;
1632 }
e2177955 1633
73034e9e 1634 as = memory_region_to_address_space(root);
eed2bacf
IM
1635 if (!as) {
1636 return ret;
1637 }
73034e9e 1638 range = addrrange_make(int128_make64(addr), int128_make64(size));
99e86347 1639
856d7245 1640 view = address_space_get_flatview(as);
99e86347 1641 fr = flatview_lookup(view, range);
e2177955 1642 if (!fr) {
6307d974 1643 flatview_unref(view);
e2177955
AK
1644 return ret;
1645 }
1646
99e86347 1647 while (fr > view->ranges && addrrange_intersects(fr[-1].addr, range)) {
e2177955
AK
1648 --fr;
1649 }
1650
1651 ret.mr = fr->mr;
73034e9e 1652 ret.address_space = as;
e2177955
AK
1653 range = addrrange_intersection(range, fr->addr);
1654 ret.offset_within_region = fr->offset_in_region;
1655 ret.offset_within_region += int128_get64(int128_sub(range.start,
1656 fr->addr.start));
052e87b0 1657 ret.size = range.size;
e2177955 1658 ret.offset_within_address_space = int128_get64(range.start);
7a8499e8 1659 ret.readonly = fr->readonly;
dfde4e6e
PB
1660 memory_region_ref(ret.mr);
1661
856d7245 1662 flatview_unref(view);
e2177955
AK
1663 return ret;
1664}
1665
1d671369 1666void address_space_sync_dirty_bitmap(AddressSpace *as)
86e775c6 1667{
99e86347 1668 FlatView *view;
7664e80c
AK
1669 FlatRange *fr;
1670
856d7245 1671 view = address_space_get_flatview(as);
99e86347 1672 FOR_EACH_FLAT_RANGE(fr, view) {
72e22d2f 1673 MEMORY_LISTENER_UPDATE_REGION(fr, as, Forward, log_sync);
7664e80c 1674 }
856d7245 1675 flatview_unref(view);
7664e80c
AK
1676}
1677
1678void memory_global_dirty_log_start(void)
1679{
7664e80c 1680 global_dirty_log = true;
7376e582 1681 MEMORY_LISTENER_CALL_GLOBAL(log_global_start, Forward);
7664e80c
AK
1682}
1683
1684void memory_global_dirty_log_stop(void)
1685{
7664e80c 1686 global_dirty_log = false;
7376e582 1687 MEMORY_LISTENER_CALL_GLOBAL(log_global_stop, Reverse);
7664e80c
AK
1688}
1689
1690static void listener_add_address_space(MemoryListener *listener,
1691 AddressSpace *as)
1692{
99e86347 1693 FlatView *view;
7664e80c
AK
1694 FlatRange *fr;
1695
221b3a3f 1696 if (listener->address_space_filter
f6790af6 1697 && listener->address_space_filter != as) {
221b3a3f
JG
1698 return;
1699 }
1700
7664e80c 1701 if (global_dirty_log) {
975aefe0
AK
1702 if (listener->log_global_start) {
1703 listener->log_global_start(listener);
1704 }
7664e80c 1705 }
975aefe0 1706
856d7245 1707 view = address_space_get_flatview(as);
99e86347 1708 FOR_EACH_FLAT_RANGE(fr, view) {
7664e80c
AK
1709 MemoryRegionSection section = {
1710 .mr = fr->mr,
f6790af6 1711 .address_space = as,
7664e80c 1712 .offset_within_region = fr->offset_in_region,
052e87b0 1713 .size = fr->addr.size,
7664e80c 1714 .offset_within_address_space = int128_get64(fr->addr.start),
7a8499e8 1715 .readonly = fr->readonly,
7664e80c 1716 };
975aefe0
AK
1717 if (listener->region_add) {
1718 listener->region_add(listener, &section);
1719 }
7664e80c 1720 }
856d7245 1721 flatview_unref(view);
7664e80c
AK
1722}
1723
f6790af6 1724void memory_listener_register(MemoryListener *listener, AddressSpace *filter)
7664e80c 1725{
72e22d2f 1726 MemoryListener *other = NULL;
0d673e36 1727 AddressSpace *as;
72e22d2f 1728
7376e582 1729 listener->address_space_filter = filter;
72e22d2f
AK
1730 if (QTAILQ_EMPTY(&memory_listeners)
1731 || listener->priority >= QTAILQ_LAST(&memory_listeners,
1732 memory_listeners)->priority) {
1733 QTAILQ_INSERT_TAIL(&memory_listeners, listener, link);
1734 } else {
1735 QTAILQ_FOREACH(other, &memory_listeners, link) {
1736 if (listener->priority < other->priority) {
1737 break;
1738 }
1739 }
1740 QTAILQ_INSERT_BEFORE(other, listener, link);
1741 }
0d673e36
AK
1742
1743 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
1744 listener_add_address_space(listener, as);
1745 }
7664e80c
AK
1746}
1747
1748void memory_listener_unregister(MemoryListener *listener)
1749{
72e22d2f 1750 QTAILQ_REMOVE(&memory_listeners, listener, link);
86e775c6 1751}
e2177955 1752
7dca8043 1753void address_space_init(AddressSpace *as, MemoryRegion *root, const char *name)
1c0ffa58 1754{
856d7245
PB
1755 if (QTAILQ_EMPTY(&address_spaces)) {
1756 memory_init();
1757 }
1758
59023ef4 1759 memory_region_transaction_begin();
8786db7c
AK
1760 as->root = root;
1761 as->current_map = g_new(FlatView, 1);
1762 flatview_init(as->current_map);
4c19eb72
AK
1763 as->ioeventfd_nb = 0;
1764 as->ioeventfds = NULL;
0d673e36 1765 QTAILQ_INSERT_TAIL(&address_spaces, as, address_spaces_link);
7dca8043 1766 as->name = g_strdup(name ? name : "anonymous");
ac1970fb 1767 address_space_init_dispatch(as);
f43793c7
PB
1768 memory_region_update_pending |= root->enabled;
1769 memory_region_transaction_commit();
1c0ffa58 1770}
658b2224 1771
83f3c251
AK
1772void address_space_destroy(AddressSpace *as)
1773{
078c44f4
DG
1774 MemoryListener *listener;
1775
83f3c251
AK
1776 /* Flush out anything from MemoryListeners listening in on this */
1777 memory_region_transaction_begin();
1778 as->root = NULL;
1779 memory_region_transaction_commit();
1780 QTAILQ_REMOVE(&address_spaces, as, address_spaces_link);
1781 address_space_destroy_dispatch(as);
078c44f4
DG
1782
1783 QTAILQ_FOREACH(listener, &memory_listeners, link) {
1784 assert(listener->address_space_filter != as);
1785 }
1786
856d7245 1787 flatview_unref(as->current_map);
7dca8043 1788 g_free(as->name);
4c19eb72 1789 g_free(as->ioeventfds);
83f3c251
AK
1790}
1791
791af8c8 1792bool io_mem_read(MemoryRegion *mr, hwaddr addr, uint64_t *pval, unsigned size)
acbbec5d 1793{
791af8c8 1794 return memory_region_dispatch_read(mr, addr, pval, size);
acbbec5d
AK
1795}
1796
791af8c8 1797bool io_mem_write(MemoryRegion *mr, hwaddr addr,
acbbec5d
AK
1798 uint64_t val, unsigned size)
1799{
791af8c8 1800 return memory_region_dispatch_write(mr, addr, val, size);
acbbec5d
AK
1801}
1802
314e2987
BS
1803typedef struct MemoryRegionList MemoryRegionList;
1804
1805struct MemoryRegionList {
1806 const MemoryRegion *mr;
1807 bool printed;
1808 QTAILQ_ENTRY(MemoryRegionList) queue;
1809};
1810
1811typedef QTAILQ_HEAD(queue, MemoryRegionList) MemoryRegionListHead;
1812
1813static void mtree_print_mr(fprintf_function mon_printf, void *f,
1814 const MemoryRegion *mr, unsigned int level,
a8170e5e 1815 hwaddr base,
9479c57a 1816 MemoryRegionListHead *alias_print_queue)
314e2987 1817{
9479c57a
JK
1818 MemoryRegionList *new_ml, *ml, *next_ml;
1819 MemoryRegionListHead submr_print_queue;
314e2987
BS
1820 const MemoryRegion *submr;
1821 unsigned int i;
1822
7ea692b2 1823 if (!mr || !mr->enabled) {
314e2987
BS
1824 return;
1825 }
1826
1827 for (i = 0; i < level; i++) {
1828 mon_printf(f, " ");
1829 }
1830
1831 if (mr->alias) {
1832 MemoryRegionList *ml;
1833 bool found = false;
1834
1835 /* check if the alias is already in the queue */
9479c57a 1836 QTAILQ_FOREACH(ml, alias_print_queue, queue) {
314e2987
BS
1837 if (ml->mr == mr->alias && !ml->printed) {
1838 found = true;
1839 }
1840 }
1841
1842 if (!found) {
1843 ml = g_new(MemoryRegionList, 1);
1844 ml->mr = mr->alias;
1845 ml->printed = false;
9479c57a 1846 QTAILQ_INSERT_TAIL(alias_print_queue, ml, queue);
314e2987 1847 }
4896d74b
JK
1848 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx
1849 " (prio %d, %c%c): alias %s @%s " TARGET_FMT_plx
1850 "-" TARGET_FMT_plx "\n",
314e2987 1851 base + mr->addr,
08dafab4 1852 base + mr->addr
fd1d9926
AW
1853 + (int128_nz(mr->size) ?
1854 (hwaddr)int128_get64(int128_sub(mr->size,
1855 int128_one())) : 0),
4b474ba7 1856 mr->priority,
5f9a5ea1
JK
1857 mr->romd_mode ? 'R' : '-',
1858 !mr->readonly && !(mr->rom_device && mr->romd_mode) ? 'W'
1859 : '-',
314e2987
BS
1860 mr->name,
1861 mr->alias->name,
1862 mr->alias_offset,
08dafab4 1863 mr->alias_offset
a66670c7
AK
1864 + (int128_nz(mr->size) ?
1865 (hwaddr)int128_get64(int128_sub(mr->size,
1866 int128_one())) : 0));
314e2987 1867 } else {
4896d74b
JK
1868 mon_printf(f,
1869 TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d, %c%c): %s\n",
314e2987 1870 base + mr->addr,
08dafab4 1871 base + mr->addr
fd1d9926
AW
1872 + (int128_nz(mr->size) ?
1873 (hwaddr)int128_get64(int128_sub(mr->size,
1874 int128_one())) : 0),
4b474ba7 1875 mr->priority,
5f9a5ea1
JK
1876 mr->romd_mode ? 'R' : '-',
1877 !mr->readonly && !(mr->rom_device && mr->romd_mode) ? 'W'
1878 : '-',
314e2987
BS
1879 mr->name);
1880 }
9479c57a
JK
1881
1882 QTAILQ_INIT(&submr_print_queue);
1883
314e2987 1884 QTAILQ_FOREACH(submr, &mr->subregions, subregions_link) {
9479c57a
JK
1885 new_ml = g_new(MemoryRegionList, 1);
1886 new_ml->mr = submr;
1887 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
1888 if (new_ml->mr->addr < ml->mr->addr ||
1889 (new_ml->mr->addr == ml->mr->addr &&
1890 new_ml->mr->priority > ml->mr->priority)) {
1891 QTAILQ_INSERT_BEFORE(ml, new_ml, queue);
1892 new_ml = NULL;
1893 break;
1894 }
1895 }
1896 if (new_ml) {
1897 QTAILQ_INSERT_TAIL(&submr_print_queue, new_ml, queue);
1898 }
1899 }
1900
1901 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
1902 mtree_print_mr(mon_printf, f, ml->mr, level + 1, base + mr->addr,
1903 alias_print_queue);
1904 }
1905
88365e47 1906 QTAILQ_FOREACH_SAFE(ml, &submr_print_queue, queue, next_ml) {
9479c57a 1907 g_free(ml);
314e2987
BS
1908 }
1909}
1910
1911void mtree_info(fprintf_function mon_printf, void *f)
1912{
1913 MemoryRegionListHead ml_head;
1914 MemoryRegionList *ml, *ml2;
0d673e36 1915 AddressSpace *as;
314e2987
BS
1916
1917 QTAILQ_INIT(&ml_head);
1918
0d673e36 1919 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
0d673e36
AK
1920 mon_printf(f, "%s\n", as->name);
1921 mtree_print_mr(mon_printf, f, as->root, 0, 0, &ml_head);
b9f9be88
BS
1922 }
1923
1924 mon_printf(f, "aliases\n");
314e2987
BS
1925 /* print aliased regions */
1926 QTAILQ_FOREACH(ml, &ml_head, queue) {
1927 if (!ml->printed) {
1928 mon_printf(f, "%s\n", ml->mr->name);
1929 mtree_print_mr(mon_printf, f, ml->mr, 0, 0, &ml_head);
1930 }
1931 }
1932
1933 QTAILQ_FOREACH_SAFE(ml, &ml_head, queue, ml2) {
88365e47 1934 g_free(ml);
314e2987 1935 }
314e2987 1936}