]> git.proxmox.com Git - qemu.git/blame - memory.c
memory: introduce memory_region_name()
[qemu.git] / memory.c
CommitLineData
093bc2cd
AK
1/*
2 * Physical memory management
3 *
4 * Copyright 2011 Red Hat, Inc. and/or its affiliates
5 *
6 * Authors:
7 * Avi Kivity <avi@redhat.com>
8 *
9 * This work is licensed under the terms of the GNU GPL, version 2. See
10 * the COPYING file in the top-level directory.
11 *
12 */
13
14#include "memory.h"
1c0ffa58 15#include "exec-memory.h"
658b2224 16#include "ioport.h"
74901c3b 17#include "bitops.h"
3e9d69e7 18#include "kvm.h"
093bc2cd
AK
19#include <assert.h>
20
67d95c15
AK
21#define WANT_EXEC_OBSOLETE
22#include "exec-obsolete.h"
23
4ef4db86 24unsigned memory_region_transaction_depth = 0;
e87c099f 25static bool memory_region_update_pending = false;
7664e80c
AK
26static bool global_dirty_log = false;
27
28static QLIST_HEAD(, MemoryListener) memory_listeners
29 = QLIST_HEAD_INITIALIZER(memory_listeners);
4ef4db86 30
093bc2cd
AK
31typedef struct AddrRange AddrRange;
32
8417cebf
AK
33/*
34 * Note using signed integers limits us to physical addresses at most
35 * 63 bits wide. They are needed for negative offsetting in aliases
36 * (large MemoryRegion::alias_offset).
37 */
093bc2cd 38struct AddrRange {
08dafab4
AK
39 Int128 start;
40 Int128 size;
093bc2cd
AK
41};
42
08dafab4 43static AddrRange addrrange_make(Int128 start, Int128 size)
093bc2cd
AK
44{
45 return (AddrRange) { start, size };
46}
47
48static bool addrrange_equal(AddrRange r1, AddrRange r2)
49{
08dafab4 50 return int128_eq(r1.start, r2.start) && int128_eq(r1.size, r2.size);
093bc2cd
AK
51}
52
08dafab4 53static Int128 addrrange_end(AddrRange r)
093bc2cd 54{
08dafab4 55 return int128_add(r.start, r.size);
093bc2cd
AK
56}
57
08dafab4 58static AddrRange addrrange_shift(AddrRange range, Int128 delta)
093bc2cd 59{
08dafab4 60 int128_addto(&range.start, delta);
093bc2cd
AK
61 return range;
62}
63
08dafab4
AK
64static bool addrrange_contains(AddrRange range, Int128 addr)
65{
66 return int128_ge(addr, range.start)
67 && int128_lt(addr, addrrange_end(range));
68}
69
093bc2cd
AK
70static bool addrrange_intersects(AddrRange r1, AddrRange r2)
71{
08dafab4
AK
72 return addrrange_contains(r1, r2.start)
73 || addrrange_contains(r2, r1.start);
093bc2cd
AK
74}
75
76static AddrRange addrrange_intersection(AddrRange r1, AddrRange r2)
77{
08dafab4
AK
78 Int128 start = int128_max(r1.start, r2.start);
79 Int128 end = int128_min(addrrange_end(r1), addrrange_end(r2));
80 return addrrange_make(start, int128_sub(end, start));
093bc2cd
AK
81}
82
83struct CoalescedMemoryRange {
84 AddrRange addr;
85 QTAILQ_ENTRY(CoalescedMemoryRange) link;
86};
87
3e9d69e7
AK
88struct MemoryRegionIoeventfd {
89 AddrRange addr;
90 bool match_data;
91 uint64_t data;
92 int fd;
93};
94
95static bool memory_region_ioeventfd_before(MemoryRegionIoeventfd a,
96 MemoryRegionIoeventfd b)
97{
08dafab4 98 if (int128_lt(a.addr.start, b.addr.start)) {
3e9d69e7 99 return true;
08dafab4 100 } else if (int128_gt(a.addr.start, b.addr.start)) {
3e9d69e7 101 return false;
08dafab4 102 } else if (int128_lt(a.addr.size, b.addr.size)) {
3e9d69e7 103 return true;
08dafab4 104 } else if (int128_gt(a.addr.size, b.addr.size)) {
3e9d69e7
AK
105 return false;
106 } else if (a.match_data < b.match_data) {
107 return true;
108 } else if (a.match_data > b.match_data) {
109 return false;
110 } else if (a.match_data) {
111 if (a.data < b.data) {
112 return true;
113 } else if (a.data > b.data) {
114 return false;
115 }
116 }
117 if (a.fd < b.fd) {
118 return true;
119 } else if (a.fd > b.fd) {
120 return false;
121 }
122 return false;
123}
124
125static bool memory_region_ioeventfd_equal(MemoryRegionIoeventfd a,
126 MemoryRegionIoeventfd b)
127{
128 return !memory_region_ioeventfd_before(a, b)
129 && !memory_region_ioeventfd_before(b, a);
130}
131
093bc2cd
AK
132typedef struct FlatRange FlatRange;
133typedef struct FlatView FlatView;
134
135/* Range of memory in the global map. Addresses are absolute. */
136struct FlatRange {
137 MemoryRegion *mr;
138 target_phys_addr_t offset_in_region;
139 AddrRange addr;
5a583347 140 uint8_t dirty_log_mask;
d0a9b5bc 141 bool readable;
fb1cd6f9 142 bool readonly;
093bc2cd
AK
143};
144
145/* Flattened global view of current active memory hierarchy. Kept in sorted
146 * order.
147 */
148struct FlatView {
149 FlatRange *ranges;
150 unsigned nr;
151 unsigned nr_allocated;
152};
153
cc31e6e7
AK
154typedef struct AddressSpace AddressSpace;
155typedef struct AddressSpaceOps AddressSpaceOps;
156
157/* A system address space - I/O, memory, etc. */
158struct AddressSpace {
159 const AddressSpaceOps *ops;
160 MemoryRegion *root;
161 FlatView current_map;
3e9d69e7
AK
162 int ioeventfd_nb;
163 MemoryRegionIoeventfd *ioeventfds;
cc31e6e7
AK
164};
165
166struct AddressSpaceOps {
167 void (*range_add)(AddressSpace *as, FlatRange *fr);
168 void (*range_del)(AddressSpace *as, FlatRange *fr);
169 void (*log_start)(AddressSpace *as, FlatRange *fr);
170 void (*log_stop)(AddressSpace *as, FlatRange *fr);
3e9d69e7
AK
171 void (*ioeventfd_add)(AddressSpace *as, MemoryRegionIoeventfd *fd);
172 void (*ioeventfd_del)(AddressSpace *as, MemoryRegionIoeventfd *fd);
cc31e6e7
AK
173};
174
093bc2cd
AK
175#define FOR_EACH_FLAT_RANGE(var, view) \
176 for (var = (view)->ranges; var < (view)->ranges + (view)->nr; ++var)
177
093bc2cd
AK
178static bool flatrange_equal(FlatRange *a, FlatRange *b)
179{
180 return a->mr == b->mr
181 && addrrange_equal(a->addr, b->addr)
d0a9b5bc 182 && a->offset_in_region == b->offset_in_region
fb1cd6f9
AK
183 && a->readable == b->readable
184 && a->readonly == b->readonly;
093bc2cd
AK
185}
186
187static void flatview_init(FlatView *view)
188{
189 view->ranges = NULL;
190 view->nr = 0;
191 view->nr_allocated = 0;
192}
193
194/* Insert a range into a given position. Caller is responsible for maintaining
195 * sorting order.
196 */
197static void flatview_insert(FlatView *view, unsigned pos, FlatRange *range)
198{
199 if (view->nr == view->nr_allocated) {
200 view->nr_allocated = MAX(2 * view->nr, 10);
7267c094 201 view->ranges = g_realloc(view->ranges,
093bc2cd
AK
202 view->nr_allocated * sizeof(*view->ranges));
203 }
204 memmove(view->ranges + pos + 1, view->ranges + pos,
205 (view->nr - pos) * sizeof(FlatRange));
206 view->ranges[pos] = *range;
207 ++view->nr;
208}
209
210static void flatview_destroy(FlatView *view)
211{
7267c094 212 g_free(view->ranges);
093bc2cd
AK
213}
214
3d8e6bf9
AK
215static bool can_merge(FlatRange *r1, FlatRange *r2)
216{
08dafab4 217 return int128_eq(addrrange_end(r1->addr), r2->addr.start)
3d8e6bf9 218 && r1->mr == r2->mr
08dafab4
AK
219 && int128_eq(int128_add(int128_make64(r1->offset_in_region),
220 r1->addr.size),
221 int128_make64(r2->offset_in_region))
d0a9b5bc 222 && r1->dirty_log_mask == r2->dirty_log_mask
fb1cd6f9
AK
223 && r1->readable == r2->readable
224 && r1->readonly == r2->readonly;
3d8e6bf9
AK
225}
226
227/* Attempt to simplify a view by merging ajacent ranges */
228static void flatview_simplify(FlatView *view)
229{
230 unsigned i, j;
231
232 i = 0;
233 while (i < view->nr) {
234 j = i + 1;
235 while (j < view->nr
236 && can_merge(&view->ranges[j-1], &view->ranges[j])) {
08dafab4 237 int128_addto(&view->ranges[i].addr.size, view->ranges[j].addr.size);
3d8e6bf9
AK
238 ++j;
239 }
240 ++i;
241 memmove(&view->ranges[i], &view->ranges[j],
242 (view->nr - j) * sizeof(view->ranges[j]));
243 view->nr -= j - i;
244 }
245}
246
164a4dcd
AK
247static void memory_region_read_accessor(void *opaque,
248 target_phys_addr_t addr,
249 uint64_t *value,
250 unsigned size,
251 unsigned shift,
252 uint64_t mask)
253{
254 MemoryRegion *mr = opaque;
255 uint64_t tmp;
256
257 tmp = mr->ops->read(mr->opaque, addr, size);
258 *value |= (tmp & mask) << shift;
259}
260
261static void memory_region_write_accessor(void *opaque,
262 target_phys_addr_t addr,
263 uint64_t *value,
264 unsigned size,
265 unsigned shift,
266 uint64_t mask)
267{
268 MemoryRegion *mr = opaque;
269 uint64_t tmp;
270
271 tmp = (*value >> shift) & mask;
272 mr->ops->write(mr->opaque, addr, tmp, size);
273}
274
275static void access_with_adjusted_size(target_phys_addr_t addr,
276 uint64_t *value,
277 unsigned size,
278 unsigned access_size_min,
279 unsigned access_size_max,
280 void (*access)(void *opaque,
281 target_phys_addr_t addr,
282 uint64_t *value,
283 unsigned size,
284 unsigned shift,
285 uint64_t mask),
286 void *opaque)
287{
288 uint64_t access_mask;
289 unsigned access_size;
290 unsigned i;
291
292 if (!access_size_min) {
293 access_size_min = 1;
294 }
295 if (!access_size_max) {
296 access_size_max = 4;
297 }
298 access_size = MAX(MIN(size, access_size_max), access_size_min);
299 access_mask = -1ULL >> (64 - access_size * 8);
300 for (i = 0; i < size; i += access_size) {
301 /* FIXME: big-endian support */
302 access(opaque, addr + i, value, access_size, i * 8, access_mask);
303 }
304}
305
16ef61c9
AK
306static void memory_region_prepare_ram_addr(MemoryRegion *mr);
307
cc31e6e7
AK
308static void as_memory_range_add(AddressSpace *as, FlatRange *fr)
309{
310 ram_addr_t phys_offset, region_offset;
311
16ef61c9
AK
312 memory_region_prepare_ram_addr(fr->mr);
313
cc31e6e7
AK
314 phys_offset = fr->mr->ram_addr;
315 region_offset = fr->offset_in_region;
316 /* cpu_register_physical_memory_log() wants region_offset for
317 * mmio, but prefers offseting phys_offset for RAM. Humour it.
318 */
319 if ((phys_offset & ~TARGET_PAGE_MASK) <= IO_MEM_ROM) {
320 phys_offset += region_offset;
321 region_offset = 0;
322 }
323
d0a9b5bc 324 if (!fr->readable) {
b5fe14cc 325 phys_offset &= ~TARGET_PAGE_MASK & ~IO_MEM_ROMD;
d0a9b5bc
AK
326 }
327
fb1cd6f9
AK
328 if (fr->readonly) {
329 phys_offset |= IO_MEM_ROM;
330 }
331
08dafab4
AK
332 cpu_register_physical_memory_log(int128_get64(fr->addr.start),
333 int128_get64(fr->addr.size),
cc31e6e7
AK
334 phys_offset,
335 region_offset,
336 fr->dirty_log_mask);
337}
338
339static void as_memory_range_del(AddressSpace *as, FlatRange *fr)
340{
08dafab4
AK
341 cpu_register_physical_memory(int128_get64(fr->addr.start),
342 int128_get64(fr->addr.size),
cc31e6e7
AK
343 IO_MEM_UNASSIGNED);
344}
345
346static void as_memory_log_start(AddressSpace *as, FlatRange *fr)
347{
cc31e6e7
AK
348}
349
350static void as_memory_log_stop(AddressSpace *as, FlatRange *fr)
351{
cc31e6e7
AK
352}
353
3e9d69e7
AK
354static void as_memory_ioeventfd_add(AddressSpace *as, MemoryRegionIoeventfd *fd)
355{
356 int r;
357
08dafab4 358 assert(fd->match_data && int128_get64(fd->addr.size) == 4);
3e9d69e7 359
08dafab4
AK
360 r = kvm_set_ioeventfd_mmio_long(fd->fd, int128_get64(fd->addr.start),
361 fd->data, true);
3e9d69e7
AK
362 if (r < 0) {
363 abort();
364 }
365}
366
367static void as_memory_ioeventfd_del(AddressSpace *as, MemoryRegionIoeventfd *fd)
368{
369 int r;
370
08dafab4
AK
371 r = kvm_set_ioeventfd_mmio_long(fd->fd, int128_get64(fd->addr.start),
372 fd->data, false);
3e9d69e7
AK
373 if (r < 0) {
374 abort();
375 }
376}
377
cc31e6e7
AK
378static const AddressSpaceOps address_space_ops_memory = {
379 .range_add = as_memory_range_add,
380 .range_del = as_memory_range_del,
381 .log_start = as_memory_log_start,
382 .log_stop = as_memory_log_stop,
3e9d69e7
AK
383 .ioeventfd_add = as_memory_ioeventfd_add,
384 .ioeventfd_del = as_memory_ioeventfd_del,
cc31e6e7
AK
385};
386
387static AddressSpace address_space_memory = {
388 .ops = &address_space_ops_memory,
389};
390
627a0e90
AK
391static const MemoryRegionPortio *find_portio(MemoryRegion *mr, uint64_t offset,
392 unsigned width, bool write)
393{
394 const MemoryRegionPortio *mrp;
395
396 for (mrp = mr->ops->old_portio; mrp->size; ++mrp) {
397 if (offset >= mrp->offset && offset < mrp->offset + mrp->len
398 && width == mrp->size
399 && (write ? (bool)mrp->write : (bool)mrp->read)) {
400 return mrp;
401 }
402 }
403 return NULL;
404}
405
658b2224
AK
406static void memory_region_iorange_read(IORange *iorange,
407 uint64_t offset,
408 unsigned width,
409 uint64_t *data)
410{
411 MemoryRegion *mr = container_of(iorange, MemoryRegion, iorange);
412
627a0e90
AK
413 if (mr->ops->old_portio) {
414 const MemoryRegionPortio *mrp = find_portio(mr, offset, width, false);
415
416 *data = ((uint64_t)1 << (width * 8)) - 1;
417 if (mrp) {
6bf9fd43 418 *data = mrp->read(mr->opaque, offset + mr->offset);
03808f58
JK
419 } else if (width == 2) {
420 mrp = find_portio(mr, offset, 1, false);
421 assert(mrp);
422 *data = mrp->read(mr->opaque, offset + mr->offset) |
423 (mrp->read(mr->opaque, offset + mr->offset + 1) << 8);
627a0e90
AK
424 }
425 return;
426 }
3a130f4e 427 *data = 0;
6bf9fd43 428 access_with_adjusted_size(offset + mr->offset, data, width,
3a130f4e
AK
429 mr->ops->impl.min_access_size,
430 mr->ops->impl.max_access_size,
431 memory_region_read_accessor, mr);
658b2224
AK
432}
433
434static void memory_region_iorange_write(IORange *iorange,
435 uint64_t offset,
436 unsigned width,
437 uint64_t data)
438{
439 MemoryRegion *mr = container_of(iorange, MemoryRegion, iorange);
440
627a0e90
AK
441 if (mr->ops->old_portio) {
442 const MemoryRegionPortio *mrp = find_portio(mr, offset, width, true);
443
444 if (mrp) {
6bf9fd43 445 mrp->write(mr->opaque, offset + mr->offset, data);
03808f58
JK
446 } else if (width == 2) {
447 mrp = find_portio(mr, offset, 1, false);
448 assert(mrp);
449 mrp->write(mr->opaque, offset + mr->offset, data & 0xff);
450 mrp->write(mr->opaque, offset + mr->offset + 1, data >> 8);
627a0e90
AK
451 }
452 return;
453 }
6bf9fd43 454 access_with_adjusted_size(offset + mr->offset, &data, width,
3a130f4e
AK
455 mr->ops->impl.min_access_size,
456 mr->ops->impl.max_access_size,
457 memory_region_write_accessor, mr);
658b2224
AK
458}
459
460static const IORangeOps memory_region_iorange_ops = {
461 .read = memory_region_iorange_read,
462 .write = memory_region_iorange_write,
463};
464
465static void as_io_range_add(AddressSpace *as, FlatRange *fr)
466{
467 iorange_init(&fr->mr->iorange, &memory_region_iorange_ops,
08dafab4 468 int128_get64(fr->addr.start), int128_get64(fr->addr.size));
658b2224
AK
469 ioport_register(&fr->mr->iorange);
470}
471
472static void as_io_range_del(AddressSpace *as, FlatRange *fr)
473{
08dafab4
AK
474 isa_unassign_ioport(int128_get64(fr->addr.start),
475 int128_get64(fr->addr.size));
658b2224
AK
476}
477
3e9d69e7
AK
478static void as_io_ioeventfd_add(AddressSpace *as, MemoryRegionIoeventfd *fd)
479{
480 int r;
481
08dafab4 482 assert(fd->match_data && int128_get64(fd->addr.size) == 2);
3e9d69e7 483
08dafab4
AK
484 r = kvm_set_ioeventfd_pio_word(fd->fd, int128_get64(fd->addr.start),
485 fd->data, true);
3e9d69e7
AK
486 if (r < 0) {
487 abort();
488 }
489}
490
491static void as_io_ioeventfd_del(AddressSpace *as, MemoryRegionIoeventfd *fd)
492{
493 int r;
494
08dafab4
AK
495 r = kvm_set_ioeventfd_pio_word(fd->fd, int128_get64(fd->addr.start),
496 fd->data, false);
3e9d69e7
AK
497 if (r < 0) {
498 abort();
499 }
500}
501
658b2224
AK
502static const AddressSpaceOps address_space_ops_io = {
503 .range_add = as_io_range_add,
504 .range_del = as_io_range_del,
3e9d69e7
AK
505 .ioeventfd_add = as_io_ioeventfd_add,
506 .ioeventfd_del = as_io_ioeventfd_del,
658b2224
AK
507};
508
509static AddressSpace address_space_io = {
510 .ops = &address_space_ops_io,
511};
512
e2177955
AK
513static AddressSpace *memory_region_to_address_space(MemoryRegion *mr)
514{
515 while (mr->parent) {
516 mr = mr->parent;
517 }
518 if (mr == address_space_memory.root) {
519 return &address_space_memory;
520 }
521 if (mr == address_space_io.root) {
522 return &address_space_io;
523 }
524 abort();
525}
526
093bc2cd
AK
527/* Render a memory region into the global view. Ranges in @view obscure
528 * ranges in @mr.
529 */
530static void render_memory_region(FlatView *view,
531 MemoryRegion *mr,
08dafab4 532 Int128 base,
fb1cd6f9
AK
533 AddrRange clip,
534 bool readonly)
093bc2cd
AK
535{
536 MemoryRegion *subregion;
537 unsigned i;
538 target_phys_addr_t offset_in_region;
08dafab4
AK
539 Int128 remain;
540 Int128 now;
093bc2cd
AK
541 FlatRange fr;
542 AddrRange tmp;
543
6bba19ba
AK
544 if (!mr->enabled) {
545 return;
546 }
547
08dafab4 548 int128_addto(&base, int128_make64(mr->addr));
fb1cd6f9 549 readonly |= mr->readonly;
093bc2cd
AK
550
551 tmp = addrrange_make(base, mr->size);
552
553 if (!addrrange_intersects(tmp, clip)) {
554 return;
555 }
556
557 clip = addrrange_intersection(tmp, clip);
558
559 if (mr->alias) {
08dafab4
AK
560 int128_subfrom(&base, int128_make64(mr->alias->addr));
561 int128_subfrom(&base, int128_make64(mr->alias_offset));
fb1cd6f9 562 render_memory_region(view, mr->alias, base, clip, readonly);
093bc2cd
AK
563 return;
564 }
565
566 /* Render subregions in priority order. */
567 QTAILQ_FOREACH(subregion, &mr->subregions, subregions_link) {
fb1cd6f9 568 render_memory_region(view, subregion, base, clip, readonly);
093bc2cd
AK
569 }
570
14a3c10a 571 if (!mr->terminates) {
093bc2cd
AK
572 return;
573 }
574
08dafab4 575 offset_in_region = int128_get64(int128_sub(clip.start, base));
093bc2cd
AK
576 base = clip.start;
577 remain = clip.size;
578
579 /* Render the region itself into any gaps left by the current view. */
08dafab4
AK
580 for (i = 0; i < view->nr && int128_nz(remain); ++i) {
581 if (int128_ge(base, addrrange_end(view->ranges[i].addr))) {
093bc2cd
AK
582 continue;
583 }
08dafab4
AK
584 if (int128_lt(base, view->ranges[i].addr.start)) {
585 now = int128_min(remain,
586 int128_sub(view->ranges[i].addr.start, base));
093bc2cd
AK
587 fr.mr = mr;
588 fr.offset_in_region = offset_in_region;
589 fr.addr = addrrange_make(base, now);
5a583347 590 fr.dirty_log_mask = mr->dirty_log_mask;
d0a9b5bc 591 fr.readable = mr->readable;
fb1cd6f9 592 fr.readonly = readonly;
093bc2cd
AK
593 flatview_insert(view, i, &fr);
594 ++i;
08dafab4
AK
595 int128_addto(&base, now);
596 offset_in_region += int128_get64(now);
597 int128_subfrom(&remain, now);
093bc2cd 598 }
08dafab4
AK
599 if (int128_eq(base, view->ranges[i].addr.start)) {
600 now = int128_min(remain, view->ranges[i].addr.size);
601 int128_addto(&base, now);
602 offset_in_region += int128_get64(now);
603 int128_subfrom(&remain, now);
093bc2cd
AK
604 }
605 }
08dafab4 606 if (int128_nz(remain)) {
093bc2cd
AK
607 fr.mr = mr;
608 fr.offset_in_region = offset_in_region;
609 fr.addr = addrrange_make(base, remain);
5a583347 610 fr.dirty_log_mask = mr->dirty_log_mask;
d0a9b5bc 611 fr.readable = mr->readable;
fb1cd6f9 612 fr.readonly = readonly;
093bc2cd
AK
613 flatview_insert(view, i, &fr);
614 }
615}
616
617/* Render a memory topology into a list of disjoint absolute ranges. */
618static FlatView generate_memory_topology(MemoryRegion *mr)
619{
620 FlatView view;
621
622 flatview_init(&view);
623
08dafab4
AK
624 render_memory_region(&view, mr, int128_zero(),
625 addrrange_make(int128_zero(), int128_2_64()), false);
3d8e6bf9 626 flatview_simplify(&view);
093bc2cd
AK
627
628 return view;
629}
630
3e9d69e7
AK
631static void address_space_add_del_ioeventfds(AddressSpace *as,
632 MemoryRegionIoeventfd *fds_new,
633 unsigned fds_new_nb,
634 MemoryRegionIoeventfd *fds_old,
635 unsigned fds_old_nb)
636{
637 unsigned iold, inew;
638
639 /* Generate a symmetric difference of the old and new fd sets, adding
640 * and deleting as necessary.
641 */
642
643 iold = inew = 0;
644 while (iold < fds_old_nb || inew < fds_new_nb) {
645 if (iold < fds_old_nb
646 && (inew == fds_new_nb
647 || memory_region_ioeventfd_before(fds_old[iold],
648 fds_new[inew]))) {
649 as->ops->ioeventfd_del(as, &fds_old[iold]);
650 ++iold;
651 } else if (inew < fds_new_nb
652 && (iold == fds_old_nb
653 || memory_region_ioeventfd_before(fds_new[inew],
654 fds_old[iold]))) {
655 as->ops->ioeventfd_add(as, &fds_new[inew]);
656 ++inew;
657 } else {
658 ++iold;
659 ++inew;
660 }
661 }
662}
663
664static void address_space_update_ioeventfds(AddressSpace *as)
665{
666 FlatRange *fr;
667 unsigned ioeventfd_nb = 0;
668 MemoryRegionIoeventfd *ioeventfds = NULL;
669 AddrRange tmp;
670 unsigned i;
671
672 FOR_EACH_FLAT_RANGE(fr, &as->current_map) {
673 for (i = 0; i < fr->mr->ioeventfd_nb; ++i) {
674 tmp = addrrange_shift(fr->mr->ioeventfds[i].addr,
08dafab4
AK
675 int128_sub(fr->addr.start,
676 int128_make64(fr->offset_in_region)));
3e9d69e7
AK
677 if (addrrange_intersects(fr->addr, tmp)) {
678 ++ioeventfd_nb;
7267c094 679 ioeventfds = g_realloc(ioeventfds,
3e9d69e7
AK
680 ioeventfd_nb * sizeof(*ioeventfds));
681 ioeventfds[ioeventfd_nb-1] = fr->mr->ioeventfds[i];
682 ioeventfds[ioeventfd_nb-1].addr = tmp;
683 }
684 }
685 }
686
687 address_space_add_del_ioeventfds(as, ioeventfds, ioeventfd_nb,
688 as->ioeventfds, as->ioeventfd_nb);
689
7267c094 690 g_free(as->ioeventfds);
3e9d69e7
AK
691 as->ioeventfds = ioeventfds;
692 as->ioeventfd_nb = ioeventfd_nb;
693}
694
7664e80c
AK
695typedef void ListenerCallback(MemoryListener *listener,
696 MemoryRegionSection *mrs);
697
698/* Want "void (&MemoryListener::*callback)(const MemoryRegionSection& s)" */
699static void memory_listener_update_region(FlatRange *fr, AddressSpace *as,
700 size_t callback_offset)
701{
702 MemoryRegionSection section = {
703 .mr = fr->mr,
704 .address_space = as->root,
705 .offset_within_region = fr->offset_in_region,
706 .size = int128_get64(fr->addr.size),
707 .offset_within_address_space = int128_get64(fr->addr.start),
708 };
709 MemoryListener *listener;
710
711 QLIST_FOREACH(listener, &memory_listeners, link) {
712 ListenerCallback *callback
713 = *(ListenerCallback **)((void *)listener + callback_offset);
714 callback(listener, &section);
715 }
716}
717
718#define MEMORY_LISTENER_UPDATE_REGION(fr, as, callback) \
719 memory_listener_update_region(fr, as, offsetof(MemoryListener, callback))
720
b8af1afb
AK
721static void address_space_update_topology_pass(AddressSpace *as,
722 FlatView old_view,
723 FlatView new_view,
724 bool adding)
093bc2cd 725{
093bc2cd
AK
726 unsigned iold, inew;
727 FlatRange *frold, *frnew;
093bc2cd
AK
728
729 /* Generate a symmetric difference of the old and new memory maps.
730 * Kill ranges in the old map, and instantiate ranges in the new map.
731 */
732 iold = inew = 0;
733 while (iold < old_view.nr || inew < new_view.nr) {
734 if (iold < old_view.nr) {
735 frold = &old_view.ranges[iold];
736 } else {
737 frold = NULL;
738 }
739 if (inew < new_view.nr) {
740 frnew = &new_view.ranges[inew];
741 } else {
742 frnew = NULL;
743 }
744
745 if (frold
746 && (!frnew
08dafab4
AK
747 || int128_lt(frold->addr.start, frnew->addr.start)
748 || (int128_eq(frold->addr.start, frnew->addr.start)
093bc2cd
AK
749 && !flatrange_equal(frold, frnew)))) {
750 /* In old, but (not in new, or in new but attributes changed). */
751
b8af1afb 752 if (!adding) {
7664e80c 753 MEMORY_LISTENER_UPDATE_REGION(frold, as, region_del);
b8af1afb
AK
754 as->ops->range_del(as, frold);
755 }
756
093bc2cd
AK
757 ++iold;
758 } else if (frold && frnew && flatrange_equal(frold, frnew)) {
759 /* In both (logging may have changed) */
760
b8af1afb
AK
761 if (adding) {
762 if (frold->dirty_log_mask && !frnew->dirty_log_mask) {
9f213ed9 763 MEMORY_LISTENER_UPDATE_REGION(frnew, as, log_stop);
b8af1afb
AK
764 as->ops->log_stop(as, frnew);
765 } else if (frnew->dirty_log_mask && !frold->dirty_log_mask) {
766 as->ops->log_start(as, frnew);
9f213ed9 767 MEMORY_LISTENER_UPDATE_REGION(frnew, as, log_start);
b8af1afb 768 }
5a583347
AK
769 }
770
093bc2cd
AK
771 ++iold;
772 ++inew;
093bc2cd
AK
773 } else {
774 /* In new */
775
b8af1afb
AK
776 if (adding) {
777 as->ops->range_add(as, frnew);
9f213ed9 778 MEMORY_LISTENER_UPDATE_REGION(frnew, as, region_add);
b8af1afb
AK
779 }
780
093bc2cd
AK
781 ++inew;
782 }
783 }
b8af1afb
AK
784}
785
786
787static void address_space_update_topology(AddressSpace *as)
788{
789 FlatView old_view = as->current_map;
790 FlatView new_view = generate_memory_topology(as->root);
791
792 address_space_update_topology_pass(as, old_view, new_view, false);
793 address_space_update_topology_pass(as, old_view, new_view, true);
794
cc31e6e7 795 as->current_map = new_view;
093bc2cd 796 flatview_destroy(&old_view);
3e9d69e7 797 address_space_update_ioeventfds(as);
093bc2cd
AK
798}
799
6bba19ba 800static void memory_region_update_topology(MemoryRegion *mr)
cc31e6e7 801{
4ef4db86 802 if (memory_region_transaction_depth) {
e87c099f 803 memory_region_update_pending |= !mr || mr->enabled;
4ef4db86
AK
804 return;
805 }
806
6bba19ba
AK
807 if (mr && !mr->enabled) {
808 return;
809 }
810
658b2224
AK
811 if (address_space_memory.root) {
812 address_space_update_topology(&address_space_memory);
813 }
814 if (address_space_io.root) {
815 address_space_update_topology(&address_space_io);
816 }
e87c099f
AK
817
818 memory_region_update_pending = false;
cc31e6e7
AK
819}
820
4ef4db86
AK
821void memory_region_transaction_begin(void)
822{
823 ++memory_region_transaction_depth;
824}
825
826void memory_region_transaction_commit(void)
827{
828 assert(memory_region_transaction_depth);
829 --memory_region_transaction_depth;
e87c099f
AK
830 if (!memory_region_transaction_depth && memory_region_update_pending) {
831 memory_region_update_topology(NULL);
832 }
4ef4db86
AK
833}
834
545e92e0
AK
835static void memory_region_destructor_none(MemoryRegion *mr)
836{
837}
838
839static void memory_region_destructor_ram(MemoryRegion *mr)
840{
841 qemu_ram_free(mr->ram_addr);
842}
843
844static void memory_region_destructor_ram_from_ptr(MemoryRegion *mr)
845{
846 qemu_ram_free_from_ptr(mr->ram_addr);
847}
848
849static void memory_region_destructor_iomem(MemoryRegion *mr)
850{
851 cpu_unregister_io_memory(mr->ram_addr);
852}
853
d0a9b5bc
AK
854static void memory_region_destructor_rom_device(MemoryRegion *mr)
855{
856 qemu_ram_free(mr->ram_addr & TARGET_PAGE_MASK);
857 cpu_unregister_io_memory(mr->ram_addr & ~(TARGET_PAGE_MASK | IO_MEM_ROMD));
858}
859
093bc2cd
AK
860void memory_region_init(MemoryRegion *mr,
861 const char *name,
862 uint64_t size)
863{
864 mr->ops = NULL;
865 mr->parent = NULL;
08dafab4
AK
866 mr->size = int128_make64(size);
867 if (size == UINT64_MAX) {
868 mr->size = int128_2_64();
869 }
093bc2cd
AK
870 mr->addr = 0;
871 mr->offset = 0;
6bba19ba 872 mr->enabled = true;
14a3c10a 873 mr->terminates = false;
8ea9252a 874 mr->ram = false;
d0a9b5bc 875 mr->readable = true;
fb1cd6f9 876 mr->readonly = false;
545e92e0 877 mr->destructor = memory_region_destructor_none;
093bc2cd
AK
878 mr->priority = 0;
879 mr->may_overlap = false;
880 mr->alias = NULL;
881 QTAILQ_INIT(&mr->subregions);
882 memset(&mr->subregions_link, 0, sizeof mr->subregions_link);
883 QTAILQ_INIT(&mr->coalesced);
7267c094 884 mr->name = g_strdup(name);
5a583347 885 mr->dirty_log_mask = 0;
3e9d69e7
AK
886 mr->ioeventfd_nb = 0;
887 mr->ioeventfds = NULL;
093bc2cd
AK
888}
889
890static bool memory_region_access_valid(MemoryRegion *mr,
891 target_phys_addr_t addr,
897fa7cf
AK
892 unsigned size,
893 bool is_write)
093bc2cd 894{
897fa7cf
AK
895 if (mr->ops->valid.accepts
896 && !mr->ops->valid.accepts(mr->opaque, addr, size, is_write)) {
897 return false;
898 }
899
093bc2cd
AK
900 if (!mr->ops->valid.unaligned && (addr & (size - 1))) {
901 return false;
902 }
903
904 /* Treat zero as compatibility all valid */
905 if (!mr->ops->valid.max_access_size) {
906 return true;
907 }
908
909 if (size > mr->ops->valid.max_access_size
910 || size < mr->ops->valid.min_access_size) {
911 return false;
912 }
913 return true;
914}
915
916static uint32_t memory_region_read_thunk_n(void *_mr,
917 target_phys_addr_t addr,
918 unsigned size)
919{
920 MemoryRegion *mr = _mr;
164a4dcd 921 uint64_t data = 0;
093bc2cd 922
897fa7cf 923 if (!memory_region_access_valid(mr, addr, size, false)) {
093bc2cd
AK
924 return -1U; /* FIXME: better signalling */
925 }
926
74901c3b
AK
927 if (!mr->ops->read) {
928 return mr->ops->old_mmio.read[bitops_ffsl(size)](mr->opaque, addr);
929 }
930
093bc2cd 931 /* FIXME: support unaligned access */
164a4dcd
AK
932 access_with_adjusted_size(addr + mr->offset, &data, size,
933 mr->ops->impl.min_access_size,
934 mr->ops->impl.max_access_size,
935 memory_region_read_accessor, mr);
093bc2cd
AK
936
937 return data;
938}
939
940static void memory_region_write_thunk_n(void *_mr,
941 target_phys_addr_t addr,
942 unsigned size,
943 uint64_t data)
944{
945 MemoryRegion *mr = _mr;
093bc2cd 946
897fa7cf 947 if (!memory_region_access_valid(mr, addr, size, true)) {
093bc2cd
AK
948 return; /* FIXME: better signalling */
949 }
950
74901c3b
AK
951 if (!mr->ops->write) {
952 mr->ops->old_mmio.write[bitops_ffsl(size)](mr->opaque, addr, data);
953 return;
954 }
955
093bc2cd 956 /* FIXME: support unaligned access */
164a4dcd
AK
957 access_with_adjusted_size(addr + mr->offset, &data, size,
958 mr->ops->impl.min_access_size,
959 mr->ops->impl.max_access_size,
960 memory_region_write_accessor, mr);
093bc2cd
AK
961}
962
963static uint32_t memory_region_read_thunk_b(void *mr, target_phys_addr_t addr)
964{
965 return memory_region_read_thunk_n(mr, addr, 1);
966}
967
968static uint32_t memory_region_read_thunk_w(void *mr, target_phys_addr_t addr)
969{
970 return memory_region_read_thunk_n(mr, addr, 2);
971}
972
973static uint32_t memory_region_read_thunk_l(void *mr, target_phys_addr_t addr)
974{
975 return memory_region_read_thunk_n(mr, addr, 4);
976}
977
978static void memory_region_write_thunk_b(void *mr, target_phys_addr_t addr,
979 uint32_t data)
980{
981 memory_region_write_thunk_n(mr, addr, 1, data);
982}
983
984static void memory_region_write_thunk_w(void *mr, target_phys_addr_t addr,
985 uint32_t data)
986{
987 memory_region_write_thunk_n(mr, addr, 2, data);
988}
989
990static void memory_region_write_thunk_l(void *mr, target_phys_addr_t addr,
991 uint32_t data)
992{
993 memory_region_write_thunk_n(mr, addr, 4, data);
994}
995
996static CPUReadMemoryFunc * const memory_region_read_thunk[] = {
997 memory_region_read_thunk_b,
998 memory_region_read_thunk_w,
999 memory_region_read_thunk_l,
1000};
1001
1002static CPUWriteMemoryFunc * const memory_region_write_thunk[] = {
1003 memory_region_write_thunk_b,
1004 memory_region_write_thunk_w,
1005 memory_region_write_thunk_l,
1006};
1007
16ef61c9
AK
1008static void memory_region_prepare_ram_addr(MemoryRegion *mr)
1009{
1010 if (mr->backend_registered) {
1011 return;
1012 }
1013
545e92e0 1014 mr->destructor = memory_region_destructor_iomem;
16ef61c9
AK
1015 mr->ram_addr = cpu_register_io_memory(memory_region_read_thunk,
1016 memory_region_write_thunk,
1017 mr,
1018 mr->ops->endianness);
1019 mr->backend_registered = true;
1020}
1021
093bc2cd
AK
1022void memory_region_init_io(MemoryRegion *mr,
1023 const MemoryRegionOps *ops,
1024 void *opaque,
1025 const char *name,
1026 uint64_t size)
1027{
1028 memory_region_init(mr, name, size);
1029 mr->ops = ops;
1030 mr->opaque = opaque;
14a3c10a 1031 mr->terminates = true;
16ef61c9 1032 mr->backend_registered = false;
093bc2cd
AK
1033}
1034
1035void memory_region_init_ram(MemoryRegion *mr,
1036 DeviceState *dev,
1037 const char *name,
1038 uint64_t size)
1039{
1040 memory_region_init(mr, name, size);
8ea9252a 1041 mr->ram = true;
14a3c10a 1042 mr->terminates = true;
545e92e0 1043 mr->destructor = memory_region_destructor_ram;
fce537d4 1044 mr->ram_addr = qemu_ram_alloc(dev, name, size, mr);
16ef61c9 1045 mr->backend_registered = true;
093bc2cd
AK
1046}
1047
1048void memory_region_init_ram_ptr(MemoryRegion *mr,
1049 DeviceState *dev,
1050 const char *name,
1051 uint64_t size,
1052 void *ptr)
1053{
1054 memory_region_init(mr, name, size);
8ea9252a 1055 mr->ram = true;
14a3c10a 1056 mr->terminates = true;
545e92e0 1057 mr->destructor = memory_region_destructor_ram_from_ptr;
fce537d4 1058 mr->ram_addr = qemu_ram_alloc_from_ptr(dev, name, size, ptr, mr);
16ef61c9 1059 mr->backend_registered = true;
093bc2cd
AK
1060}
1061
1062void memory_region_init_alias(MemoryRegion *mr,
1063 const char *name,
1064 MemoryRegion *orig,
1065 target_phys_addr_t offset,
1066 uint64_t size)
1067{
1068 memory_region_init(mr, name, size);
1069 mr->alias = orig;
1070 mr->alias_offset = offset;
1071}
1072
d0a9b5bc
AK
1073void memory_region_init_rom_device(MemoryRegion *mr,
1074 const MemoryRegionOps *ops,
75f5941c 1075 void *opaque,
d0a9b5bc
AK
1076 DeviceState *dev,
1077 const char *name,
1078 uint64_t size)
1079{
1080 memory_region_init(mr, name, size);
7bc2b9cd 1081 mr->ops = ops;
75f5941c 1082 mr->opaque = opaque;
d0a9b5bc
AK
1083 mr->terminates = true;
1084 mr->destructor = memory_region_destructor_rom_device;
fce537d4 1085 mr->ram_addr = qemu_ram_alloc(dev, name, size, mr);
d0a9b5bc
AK
1086 mr->ram_addr |= cpu_register_io_memory(memory_region_read_thunk,
1087 memory_region_write_thunk,
1088 mr,
1089 mr->ops->endianness);
1090 mr->ram_addr |= IO_MEM_ROMD;
1091 mr->backend_registered = true;
1092}
1093
093bc2cd
AK
1094void memory_region_destroy(MemoryRegion *mr)
1095{
1096 assert(QTAILQ_EMPTY(&mr->subregions));
545e92e0 1097 mr->destructor(mr);
093bc2cd 1098 memory_region_clear_coalescing(mr);
7267c094
AL
1099 g_free((char *)mr->name);
1100 g_free(mr->ioeventfds);
093bc2cd
AK
1101}
1102
1103uint64_t memory_region_size(MemoryRegion *mr)
1104{
08dafab4
AK
1105 if (int128_eq(mr->size, int128_2_64())) {
1106 return UINT64_MAX;
1107 }
1108 return int128_get64(mr->size);
093bc2cd
AK
1109}
1110
8991c79b
AK
1111const char *memory_region_name(MemoryRegion *mr)
1112{
1113 return mr->name;
1114}
1115
8ea9252a
AK
1116bool memory_region_is_ram(MemoryRegion *mr)
1117{
1118 return mr->ram;
1119}
1120
55043ba3
AK
1121bool memory_region_is_logging(MemoryRegion *mr)
1122{
1123 return mr->dirty_log_mask;
1124}
1125
ce7923da
AK
1126bool memory_region_is_rom(MemoryRegion *mr)
1127{
1128 return mr->ram && mr->readonly;
1129}
1130
093bc2cd
AK
1131void memory_region_set_offset(MemoryRegion *mr, target_phys_addr_t offset)
1132{
1133 mr->offset = offset;
1134}
1135
1136void memory_region_set_log(MemoryRegion *mr, bool log, unsigned client)
1137{
5a583347
AK
1138 uint8_t mask = 1 << client;
1139
1140 mr->dirty_log_mask = (mr->dirty_log_mask & ~mask) | (log * mask);
6bba19ba 1141 memory_region_update_topology(mr);
093bc2cd
AK
1142}
1143
1144bool memory_region_get_dirty(MemoryRegion *mr, target_phys_addr_t addr,
1145 unsigned client)
1146{
14a3c10a 1147 assert(mr->terminates);
5a583347 1148 return cpu_physical_memory_get_dirty(mr->ram_addr + addr, 1 << client);
093bc2cd
AK
1149}
1150
1151void memory_region_set_dirty(MemoryRegion *mr, target_phys_addr_t addr)
1152{
14a3c10a 1153 assert(mr->terminates);
5a583347 1154 return cpu_physical_memory_set_dirty(mr->ram_addr + addr);
093bc2cd
AK
1155}
1156
1157void memory_region_sync_dirty_bitmap(MemoryRegion *mr)
1158{
5a583347
AK
1159 FlatRange *fr;
1160
cc31e6e7 1161 FOR_EACH_FLAT_RANGE(fr, &address_space_memory.current_map) {
5a583347 1162 if (fr->mr == mr) {
7664e80c 1163 MEMORY_LISTENER_UPDATE_REGION(fr, &address_space_memory, log_sync);
5a583347
AK
1164 }
1165 }
093bc2cd
AK
1166}
1167
1168void memory_region_set_readonly(MemoryRegion *mr, bool readonly)
1169{
fb1cd6f9
AK
1170 if (mr->readonly != readonly) {
1171 mr->readonly = readonly;
6bba19ba 1172 memory_region_update_topology(mr);
fb1cd6f9 1173 }
093bc2cd
AK
1174}
1175
d0a9b5bc
AK
1176void memory_region_rom_device_set_readable(MemoryRegion *mr, bool readable)
1177{
1178 if (mr->readable != readable) {
1179 mr->readable = readable;
6bba19ba 1180 memory_region_update_topology(mr);
d0a9b5bc
AK
1181 }
1182}
1183
093bc2cd
AK
1184void memory_region_reset_dirty(MemoryRegion *mr, target_phys_addr_t addr,
1185 target_phys_addr_t size, unsigned client)
1186{
14a3c10a 1187 assert(mr->terminates);
5a583347
AK
1188 cpu_physical_memory_reset_dirty(mr->ram_addr + addr,
1189 mr->ram_addr + addr + size,
1190 1 << client);
093bc2cd
AK
1191}
1192
1193void *memory_region_get_ram_ptr(MemoryRegion *mr)
1194{
1195 if (mr->alias) {
1196 return memory_region_get_ram_ptr(mr->alias) + mr->alias_offset;
1197 }
1198
14a3c10a 1199 assert(mr->terminates);
093bc2cd 1200
021d26d1 1201 return qemu_get_ram_ptr(mr->ram_addr & TARGET_PAGE_MASK);
093bc2cd
AK
1202}
1203
1204static void memory_region_update_coalesced_range(MemoryRegion *mr)
1205{
1206 FlatRange *fr;
1207 CoalescedMemoryRange *cmr;
1208 AddrRange tmp;
1209
cc31e6e7 1210 FOR_EACH_FLAT_RANGE(fr, &address_space_memory.current_map) {
093bc2cd 1211 if (fr->mr == mr) {
08dafab4
AK
1212 qemu_unregister_coalesced_mmio(int128_get64(fr->addr.start),
1213 int128_get64(fr->addr.size));
093bc2cd
AK
1214 QTAILQ_FOREACH(cmr, &mr->coalesced, link) {
1215 tmp = addrrange_shift(cmr->addr,
08dafab4
AK
1216 int128_sub(fr->addr.start,
1217 int128_make64(fr->offset_in_region)));
093bc2cd
AK
1218 if (!addrrange_intersects(tmp, fr->addr)) {
1219 continue;
1220 }
1221 tmp = addrrange_intersection(tmp, fr->addr);
08dafab4
AK
1222 qemu_register_coalesced_mmio(int128_get64(tmp.start),
1223 int128_get64(tmp.size));
093bc2cd
AK
1224 }
1225 }
1226 }
1227}
1228
1229void memory_region_set_coalescing(MemoryRegion *mr)
1230{
1231 memory_region_clear_coalescing(mr);
08dafab4 1232 memory_region_add_coalescing(mr, 0, int128_get64(mr->size));
093bc2cd
AK
1233}
1234
1235void memory_region_add_coalescing(MemoryRegion *mr,
1236 target_phys_addr_t offset,
1237 uint64_t size)
1238{
7267c094 1239 CoalescedMemoryRange *cmr = g_malloc(sizeof(*cmr));
093bc2cd 1240
08dafab4 1241 cmr->addr = addrrange_make(int128_make64(offset), int128_make64(size));
093bc2cd
AK
1242 QTAILQ_INSERT_TAIL(&mr->coalesced, cmr, link);
1243 memory_region_update_coalesced_range(mr);
1244}
1245
1246void memory_region_clear_coalescing(MemoryRegion *mr)
1247{
1248 CoalescedMemoryRange *cmr;
1249
1250 while (!QTAILQ_EMPTY(&mr->coalesced)) {
1251 cmr = QTAILQ_FIRST(&mr->coalesced);
1252 QTAILQ_REMOVE(&mr->coalesced, cmr, link);
7267c094 1253 g_free(cmr);
093bc2cd
AK
1254 }
1255 memory_region_update_coalesced_range(mr);
1256}
1257
3e9d69e7
AK
1258void memory_region_add_eventfd(MemoryRegion *mr,
1259 target_phys_addr_t addr,
1260 unsigned size,
1261 bool match_data,
1262 uint64_t data,
1263 int fd)
1264{
1265 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1266 .addr.start = int128_make64(addr),
1267 .addr.size = int128_make64(size),
3e9d69e7
AK
1268 .match_data = match_data,
1269 .data = data,
1270 .fd = fd,
1271 };
1272 unsigned i;
1273
1274 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1275 if (memory_region_ioeventfd_before(mrfd, mr->ioeventfds[i])) {
1276 break;
1277 }
1278 }
1279 ++mr->ioeventfd_nb;
7267c094 1280 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7
AK
1281 sizeof(*mr->ioeventfds) * mr->ioeventfd_nb);
1282 memmove(&mr->ioeventfds[i+1], &mr->ioeventfds[i],
1283 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb-1 - i));
1284 mr->ioeventfds[i] = mrfd;
6bba19ba 1285 memory_region_update_topology(mr);
3e9d69e7
AK
1286}
1287
1288void memory_region_del_eventfd(MemoryRegion *mr,
1289 target_phys_addr_t addr,
1290 unsigned size,
1291 bool match_data,
1292 uint64_t data,
1293 int fd)
1294{
1295 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1296 .addr.start = int128_make64(addr),
1297 .addr.size = int128_make64(size),
3e9d69e7
AK
1298 .match_data = match_data,
1299 .data = data,
1300 .fd = fd,
1301 };
1302 unsigned i;
1303
1304 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1305 if (memory_region_ioeventfd_equal(mrfd, mr->ioeventfds[i])) {
1306 break;
1307 }
1308 }
1309 assert(i != mr->ioeventfd_nb);
1310 memmove(&mr->ioeventfds[i], &mr->ioeventfds[i+1],
1311 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb - (i+1)));
1312 --mr->ioeventfd_nb;
7267c094 1313 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7 1314 sizeof(*mr->ioeventfds)*mr->ioeventfd_nb + 1);
6bba19ba 1315 memory_region_update_topology(mr);
3e9d69e7
AK
1316}
1317
093bc2cd
AK
1318static void memory_region_add_subregion_common(MemoryRegion *mr,
1319 target_phys_addr_t offset,
1320 MemoryRegion *subregion)
1321{
1322 MemoryRegion *other;
1323
1324 assert(!subregion->parent);
1325 subregion->parent = mr;
1326 subregion->addr = offset;
1327 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1328 if (subregion->may_overlap || other->may_overlap) {
1329 continue;
1330 }
08dafab4
AK
1331 if (int128_gt(int128_make64(offset),
1332 int128_add(int128_make64(other->addr), other->size))
1333 || int128_le(int128_add(int128_make64(offset), subregion->size),
1334 int128_make64(other->addr))) {
093bc2cd
AK
1335 continue;
1336 }
a5e1cbc8 1337#if 0
860329b2
MW
1338 printf("warning: subregion collision %llx/%llx (%s) "
1339 "vs %llx/%llx (%s)\n",
093bc2cd 1340 (unsigned long long)offset,
08dafab4 1341 (unsigned long long)int128_get64(subregion->size),
860329b2
MW
1342 subregion->name,
1343 (unsigned long long)other->addr,
08dafab4 1344 (unsigned long long)int128_get64(other->size),
860329b2 1345 other->name);
a5e1cbc8 1346#endif
093bc2cd
AK
1347 }
1348 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1349 if (subregion->priority >= other->priority) {
1350 QTAILQ_INSERT_BEFORE(other, subregion, subregions_link);
1351 goto done;
1352 }
1353 }
1354 QTAILQ_INSERT_TAIL(&mr->subregions, subregion, subregions_link);
1355done:
6bba19ba 1356 memory_region_update_topology(mr);
093bc2cd
AK
1357}
1358
1359
1360void memory_region_add_subregion(MemoryRegion *mr,
1361 target_phys_addr_t offset,
1362 MemoryRegion *subregion)
1363{
1364 subregion->may_overlap = false;
1365 subregion->priority = 0;
1366 memory_region_add_subregion_common(mr, offset, subregion);
1367}
1368
1369void memory_region_add_subregion_overlap(MemoryRegion *mr,
1370 target_phys_addr_t offset,
1371 MemoryRegion *subregion,
1372 unsigned priority)
1373{
1374 subregion->may_overlap = true;
1375 subregion->priority = priority;
1376 memory_region_add_subregion_common(mr, offset, subregion);
1377}
1378
1379void memory_region_del_subregion(MemoryRegion *mr,
1380 MemoryRegion *subregion)
1381{
1382 assert(subregion->parent == mr);
1383 subregion->parent = NULL;
1384 QTAILQ_REMOVE(&mr->subregions, subregion, subregions_link);
6bba19ba
AK
1385 memory_region_update_topology(mr);
1386}
1387
1388void memory_region_set_enabled(MemoryRegion *mr, bool enabled)
1389{
1390 if (enabled == mr->enabled) {
1391 return;
1392 }
1393 mr->enabled = enabled;
1394 memory_region_update_topology(NULL);
093bc2cd 1395}
1c0ffa58 1396
2282e1af
AK
1397void memory_region_set_address(MemoryRegion *mr, target_phys_addr_t addr)
1398{
1399 MemoryRegion *parent = mr->parent;
1400 unsigned priority = mr->priority;
1401 bool may_overlap = mr->may_overlap;
1402
1403 if (addr == mr->addr || !parent) {
1404 mr->addr = addr;
1405 return;
1406 }
1407
1408 memory_region_transaction_begin();
1409 memory_region_del_subregion(parent, mr);
1410 if (may_overlap) {
1411 memory_region_add_subregion_overlap(parent, addr, mr, priority);
1412 } else {
1413 memory_region_add_subregion(parent, addr, mr);
1414 }
1415 memory_region_transaction_commit();
1416}
1417
4703359e
AK
1418void memory_region_set_alias_offset(MemoryRegion *mr, target_phys_addr_t offset)
1419{
1420 target_phys_addr_t old_offset = mr->alias_offset;
1421
1422 assert(mr->alias);
1423 mr->alias_offset = offset;
1424
1425 if (offset == old_offset || !mr->parent) {
1426 return;
1427 }
1428
1429 memory_region_update_topology(mr);
1430}
1431
e34911c4
AK
1432ram_addr_t memory_region_get_ram_addr(MemoryRegion *mr)
1433{
1434 assert(mr->backend_registered);
1435 return mr->ram_addr;
1436}
1437
e2177955
AK
1438static int cmp_flatrange_addr(const void *addr_, const void *fr_)
1439{
1440 const AddrRange *addr = addr_;
1441 const FlatRange *fr = fr_;
1442
1443 if (int128_le(addrrange_end(*addr), fr->addr.start)) {
1444 return -1;
1445 } else if (int128_ge(addr->start, addrrange_end(fr->addr))) {
1446 return 1;
1447 }
1448 return 0;
1449}
1450
1451static FlatRange *address_space_lookup(AddressSpace *as, AddrRange addr)
1452{
1453 return bsearch(&addr, as->current_map.ranges, as->current_map.nr,
1454 sizeof(FlatRange), cmp_flatrange_addr);
1455}
1456
1457MemoryRegionSection memory_region_find(MemoryRegion *address_space,
1458 target_phys_addr_t addr, uint64_t size)
1459{
1460 AddressSpace *as = memory_region_to_address_space(address_space);
1461 AddrRange range = addrrange_make(int128_make64(addr),
1462 int128_make64(size));
1463 FlatRange *fr = address_space_lookup(as, range);
1464 MemoryRegionSection ret = { .mr = NULL, .size = 0 };
1465
1466 if (!fr) {
1467 return ret;
1468 }
1469
1470 while (fr > as->current_map.ranges
1471 && addrrange_intersects(fr[-1].addr, range)) {
1472 --fr;
1473 }
1474
1475 ret.mr = fr->mr;
1476 range = addrrange_intersection(range, fr->addr);
1477 ret.offset_within_region = fr->offset_in_region;
1478 ret.offset_within_region += int128_get64(int128_sub(range.start,
1479 fr->addr.start));
1480 ret.size = int128_get64(range.size);
1481 ret.offset_within_address_space = int128_get64(range.start);
1482 return ret;
1483}
1484
86e775c6
AK
1485void memory_global_sync_dirty_bitmap(MemoryRegion *address_space)
1486{
7664e80c
AK
1487 AddressSpace *as = memory_region_to_address_space(address_space);
1488 FlatRange *fr;
1489
7664e80c
AK
1490 FOR_EACH_FLAT_RANGE(fr, &as->current_map) {
1491 MEMORY_LISTENER_UPDATE_REGION(fr, as, log_sync);
1492 }
1493}
1494
1495void memory_global_dirty_log_start(void)
1496{
1497 MemoryListener *listener;
1498
1499 global_dirty_log = true;
1500 QLIST_FOREACH(listener, &memory_listeners, link) {
1501 listener->log_global_start(listener);
1502 }
1503}
1504
1505void memory_global_dirty_log_stop(void)
1506{
1507 MemoryListener *listener;
1508
1509 global_dirty_log = false;
1510 QLIST_FOREACH(listener, &memory_listeners, link) {
1511 listener->log_global_stop(listener);
1512 }
1513}
1514
1515static void listener_add_address_space(MemoryListener *listener,
1516 AddressSpace *as)
1517{
1518 FlatRange *fr;
1519
1520 if (global_dirty_log) {
1521 listener->log_global_start(listener);
1522 }
1523 FOR_EACH_FLAT_RANGE(fr, &as->current_map) {
1524 MemoryRegionSection section = {
1525 .mr = fr->mr,
1526 .address_space = as->root,
1527 .offset_within_region = fr->offset_in_region,
1528 .size = int128_get64(fr->addr.size),
1529 .offset_within_address_space = int128_get64(fr->addr.start),
1530 };
1531 listener->region_add(listener, &section);
1532 }
1533}
1534
1535void memory_listener_register(MemoryListener *listener)
1536{
1537 QLIST_INSERT_HEAD(&memory_listeners, listener, link);
1538 listener_add_address_space(listener, &address_space_memory);
1539 listener_add_address_space(listener, &address_space_io);
1540}
1541
1542void memory_listener_unregister(MemoryListener *listener)
1543{
1544 QLIST_REMOVE(listener, link);
86e775c6 1545}
e2177955 1546
1c0ffa58
AK
1547void set_system_memory_map(MemoryRegion *mr)
1548{
cc31e6e7 1549 address_space_memory.root = mr;
6bba19ba 1550 memory_region_update_topology(NULL);
1c0ffa58 1551}
658b2224
AK
1552
1553void set_system_io_map(MemoryRegion *mr)
1554{
1555 address_space_io.root = mr;
6bba19ba 1556 memory_region_update_topology(NULL);
658b2224 1557}
314e2987
BS
1558
1559typedef struct MemoryRegionList MemoryRegionList;
1560
1561struct MemoryRegionList {
1562 const MemoryRegion *mr;
1563 bool printed;
1564 QTAILQ_ENTRY(MemoryRegionList) queue;
1565};
1566
1567typedef QTAILQ_HEAD(queue, MemoryRegionList) MemoryRegionListHead;
1568
1569static void mtree_print_mr(fprintf_function mon_printf, void *f,
1570 const MemoryRegion *mr, unsigned int level,
1571 target_phys_addr_t base,
9479c57a 1572 MemoryRegionListHead *alias_print_queue)
314e2987 1573{
9479c57a
JK
1574 MemoryRegionList *new_ml, *ml, *next_ml;
1575 MemoryRegionListHead submr_print_queue;
314e2987
BS
1576 const MemoryRegion *submr;
1577 unsigned int i;
1578
314e2987
BS
1579 if (!mr) {
1580 return;
1581 }
1582
1583 for (i = 0; i < level; i++) {
1584 mon_printf(f, " ");
1585 }
1586
1587 if (mr->alias) {
1588 MemoryRegionList *ml;
1589 bool found = false;
1590
1591 /* check if the alias is already in the queue */
9479c57a 1592 QTAILQ_FOREACH(ml, alias_print_queue, queue) {
314e2987
BS
1593 if (ml->mr == mr->alias && !ml->printed) {
1594 found = true;
1595 }
1596 }
1597
1598 if (!found) {
1599 ml = g_new(MemoryRegionList, 1);
1600 ml->mr = mr->alias;
1601 ml->printed = false;
9479c57a 1602 QTAILQ_INSERT_TAIL(alias_print_queue, ml, queue);
314e2987 1603 }
4b474ba7 1604 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d): alias %s @%s "
314e2987
BS
1605 TARGET_FMT_plx "-" TARGET_FMT_plx "\n",
1606 base + mr->addr,
08dafab4
AK
1607 base + mr->addr
1608 + (target_phys_addr_t)int128_get64(mr->size) - 1,
4b474ba7 1609 mr->priority,
314e2987
BS
1610 mr->name,
1611 mr->alias->name,
1612 mr->alias_offset,
08dafab4
AK
1613 mr->alias_offset
1614 + (target_phys_addr_t)int128_get64(mr->size) - 1);
314e2987 1615 } else {
4b474ba7 1616 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d): %s\n",
314e2987 1617 base + mr->addr,
08dafab4
AK
1618 base + mr->addr
1619 + (target_phys_addr_t)int128_get64(mr->size) - 1,
4b474ba7 1620 mr->priority,
314e2987
BS
1621 mr->name);
1622 }
9479c57a
JK
1623
1624 QTAILQ_INIT(&submr_print_queue);
1625
314e2987 1626 QTAILQ_FOREACH(submr, &mr->subregions, subregions_link) {
9479c57a
JK
1627 new_ml = g_new(MemoryRegionList, 1);
1628 new_ml->mr = submr;
1629 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
1630 if (new_ml->mr->addr < ml->mr->addr ||
1631 (new_ml->mr->addr == ml->mr->addr &&
1632 new_ml->mr->priority > ml->mr->priority)) {
1633 QTAILQ_INSERT_BEFORE(ml, new_ml, queue);
1634 new_ml = NULL;
1635 break;
1636 }
1637 }
1638 if (new_ml) {
1639 QTAILQ_INSERT_TAIL(&submr_print_queue, new_ml, queue);
1640 }
1641 }
1642
1643 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
1644 mtree_print_mr(mon_printf, f, ml->mr, level + 1, base + mr->addr,
1645 alias_print_queue);
1646 }
1647
88365e47 1648 QTAILQ_FOREACH_SAFE(ml, &submr_print_queue, queue, next_ml) {
9479c57a 1649 g_free(ml);
314e2987
BS
1650 }
1651}
1652
1653void mtree_info(fprintf_function mon_printf, void *f)
1654{
1655 MemoryRegionListHead ml_head;
1656 MemoryRegionList *ml, *ml2;
1657
1658 QTAILQ_INIT(&ml_head);
1659
1660 mon_printf(f, "memory\n");
1661 mtree_print_mr(mon_printf, f, address_space_memory.root, 0, 0, &ml_head);
1662
1663 /* print aliased regions */
1664 QTAILQ_FOREACH(ml, &ml_head, queue) {
1665 if (!ml->printed) {
1666 mon_printf(f, "%s\n", ml->mr->name);
1667 mtree_print_mr(mon_printf, f, ml->mr, 0, 0, &ml_head);
1668 }
1669 }
1670
1671 QTAILQ_FOREACH_SAFE(ml, &ml_head, queue, ml2) {
88365e47 1672 g_free(ml);
314e2987
BS
1673 }
1674
06631810
JK
1675 if (address_space_io.root &&
1676 !QTAILQ_EMPTY(&address_space_io.root->subregions)) {
1677 QTAILQ_INIT(&ml_head);
1678 mon_printf(f, "I/O\n");
1679 mtree_print_mr(mon_printf, f, address_space_io.root, 0, 0, &ml_head);
1680 }
314e2987 1681}