]>
Commit | Line | Data |
---|---|---|
2c0262af FB |
1 | /* |
2 | * ARM execution defines | |
5fafdf24 | 3 | * |
2c0262af FB |
4 | * Copyright (c) 2003 Fabrice Bellard |
5 | * | |
6 | * This library is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU Lesser General Public | |
8 | * License as published by the Free Software Foundation; either | |
9 | * version 2 of the License, or (at your option) any later version. | |
10 | * | |
11 | * This library is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
14 | * Lesser General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU Lesser General Public | |
8167ee88 | 17 | * License along with this library; if not, see <http://www.gnu.org/licenses/>. |
2c0262af | 18 | */ |
8294eba1 | 19 | #include "config.h" |
2c0262af FB |
20 | #include "dyngen-exec.h" |
21 | ||
22 | register struct CPUARMState *env asm(AREG0); | |
2c0262af | 23 | |
18c9b560 AZ |
24 | #define M0 env->iwmmxt.val |
25 | ||
2c0262af FB |
26 | #include "cpu.h" |
27 | #include "exec-all.h" | |
28 | ||
6a4955a8 AL |
29 | static inline int cpu_has_work(CPUState *env) |
30 | { | |
31 | return (env->interrupt_request & | |
32 | (CPU_INTERRUPT_FIQ | CPU_INTERRUPT_HARD | CPU_INTERRUPT_EXITTB)); | |
33 | } | |
34 | ||
bfed01fc TS |
35 | static inline int cpu_halted(CPUState *env) { |
36 | if (!env->halted) | |
37 | return 0; | |
38 | /* An interrupt wakes the CPU even if the I and F CPSR bits are | |
39 | set. We use EXITTB to silently wake CPU without causing an | |
40 | actual interrupt. */ | |
6a4955a8 | 41 | if (cpu_has_work(env)) { |
bfed01fc TS |
42 | env->halted = 0; |
43 | return 0; | |
44 | } | |
45 | return EXCP_HALTED; | |
46 | } | |
47 | ||
b5ff1b31 FB |
48 | #if !defined(CONFIG_USER_ONLY) |
49 | #include "softmmu_exec.h" | |
50 | #endif | |
51 | ||
b7bcbe95 | 52 | void raise_exception(int); |
10eb0cc0 PB |
53 | |
54 | static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb) | |
55 | { | |
56 | env->regs[15] = tb->pc; | |
57 | } | |
58 |