]>
Commit | Line | Data |
---|---|---|
81fdc5f8 TS |
1 | /* |
2 | * CRIS helper routines. | |
3 | * | |
4 | * Copyright (c) 2007 AXIS Communications AB | |
5 | * Written by Edgar E. Iglesias. | |
6 | * | |
7 | * This library is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU Lesser General Public | |
9 | * License as published by the Free Software Foundation; either | |
10 | * version 2 of the License, or (at your option) any later version. | |
11 | * | |
12 | * This library is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
15 | * Lesser General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU Lesser General Public | |
8167ee88 | 18 | * License along with this library; if not, see <http://www.gnu.org/licenses/>. |
81fdc5f8 TS |
19 | */ |
20 | ||
21 | #include <stdio.h> | |
22 | #include <string.h> | |
23 | ||
24 | #include "config.h" | |
25 | #include "cpu.h" | |
26 | #include "mmu.h" | |
27 | #include "exec-all.h" | |
941db528 | 28 | #include "host-utils.h" |
81fdc5f8 | 29 | |
d12d51d5 AL |
30 | |
31 | //#define CRIS_HELPER_DEBUG | |
32 | ||
33 | ||
34 | #ifdef CRIS_HELPER_DEBUG | |
35 | #define D(x) x | |
93fcfe39 | 36 | #define D_LOG(...) qemu_log(__VA__ARGS__) |
d12d51d5 | 37 | #else |
e62b5b13 | 38 | #define D(x) |
d12d51d5 AL |
39 | #define D_LOG(...) do { } while (0) |
40 | #endif | |
e62b5b13 | 41 | |
81fdc5f8 TS |
42 | #if defined(CONFIG_USER_ONLY) |
43 | ||
44 | void do_interrupt (CPUState *env) | |
45 | { | |
bbaf29c7 EI |
46 | env->exception_index = -1; |
47 | env->pregs[PR_ERP] = env->pc; | |
81fdc5f8 TS |
48 | } |
49 | ||
50 | int cpu_cris_handle_mmu_fault(CPUState * env, target_ulong address, int rw, | |
6ebbf390 | 51 | int mmu_idx, int is_softmmu) |
81fdc5f8 | 52 | { |
bbaf29c7 | 53 | env->exception_index = 0xaa; |
30abcfc7 | 54 | env->pregs[PR_EDA] = address; |
bbaf29c7 | 55 | cpu_dump_state(env, stderr, fprintf, 0); |
bbaf29c7 | 56 | return 1; |
81fdc5f8 TS |
57 | } |
58 | ||
81fdc5f8 TS |
59 | #else /* !CONFIG_USER_ONLY */ |
60 | ||
e62b5b13 EI |
61 | |
62 | static void cris_shift_ccs(CPUState *env) | |
63 | { | |
64 | uint32_t ccs; | |
65 | /* Apply the ccs shift. */ | |
66 | ccs = env->pregs[PR_CCS]; | |
b41f7df0 | 67 | ccs = ((ccs & 0xc0000000) | ((ccs << 12) >> 2)) & ~0x3ff; |
e62b5b13 EI |
68 | env->pregs[PR_CCS] = ccs; |
69 | } | |
70 | ||
81fdc5f8 | 71 | int cpu_cris_handle_mmu_fault (CPUState *env, target_ulong address, int rw, |
6ebbf390 | 72 | int mmu_idx, int is_softmmu) |
81fdc5f8 | 73 | { |
2fa73ec8 | 74 | struct cris_mmu_result res; |
81fdc5f8 | 75 | int prot, miss; |
e62b5b13 | 76 | int r = -1; |
81fdc5f8 TS |
77 | target_ulong phy; |
78 | ||
b41f7df0 | 79 | D(printf ("%s addr=%x pc=%x rw=%x\n", __func__, address, env->pc, rw)); |
be9f2ded EI |
80 | miss = cris_mmu_translate(&res, env, address & TARGET_PAGE_MASK, |
81 | rw, mmu_idx); | |
81fdc5f8 TS |
82 | if (miss) |
83 | { | |
1b1a38b0 | 84 | if (env->exception_index == EXCP_BUSFAULT) |
7a977356 | 85 | cpu_abort(env, |
ef29a70d | 86 | "CRIS: Illegal recursive bus fault." |
7a977356 EI |
87 | "addr=%x rw=%d\n", |
88 | address, rw); | |
ef29a70d | 89 | |
be9f2ded | 90 | env->pregs[PR_EDA] = address; |
1b1a38b0 | 91 | env->exception_index = EXCP_BUSFAULT; |
e62b5b13 EI |
92 | env->fault_vector = res.bf_vec; |
93 | r = 1; | |
81fdc5f8 TS |
94 | } |
95 | else | |
96 | { | |
980f8a0b EI |
97 | /* |
98 | * Mask off the cache selection bit. The ETRAX busses do not | |
99 | * see the top bit. | |
100 | */ | |
101 | phy = res.phy & ~0x80000000; | |
b41f7df0 | 102 | prot = res.prot; |
be9f2ded EI |
103 | r = tlb_set_page(env, address & TARGET_PAGE_MASK, |
104 | phy, prot, mmu_idx, is_softmmu); | |
81fdc5f8 | 105 | } |
b41f7df0 | 106 | if (r > 0) |
d12d51d5 | 107 | D_LOG("%s returns %d irqreq=%x addr=%x" |
cf1d97f0 EI |
108 | " phy=%x ismmu=%d vec=%x pc=%x\n", |
109 | __func__, r, env->interrupt_request, | |
d12d51d5 | 110 | address, res.phy, is_softmmu, res.bf_vec, env->pc); |
e62b5b13 | 111 | return r; |
81fdc5f8 TS |
112 | } |
113 | ||
7a977356 EI |
114 | static void do_interruptv10(CPUState *env) |
115 | { | |
116 | int ex_vec = -1; | |
117 | ||
118 | D_LOG( "exception index=%d interrupt_req=%d\n", | |
119 | env->exception_index, | |
120 | env->interrupt_request); | |
121 | ||
122 | assert(!(env->pregs[PR_CCS] & PFIX_FLAG)); | |
123 | switch (env->exception_index) | |
124 | { | |
125 | case EXCP_BREAK: | |
126 | /* These exceptions are genereated by the core itself. | |
127 | ERP should point to the insn following the brk. */ | |
128 | ex_vec = env->trap_vector; | |
129 | env->pregs[PR_ERP] = env->pc; | |
130 | break; | |
131 | ||
132 | case EXCP_NMI: | |
133 | /* NMI is hardwired to vector zero. */ | |
134 | ex_vec = 0; | |
135 | env->pregs[PR_CCS] &= ~M_FLAG; | |
136 | env->pregs[PR_NRP] = env->pc; | |
137 | break; | |
138 | ||
139 | case EXCP_BUSFAULT: | |
140 | assert(0); | |
141 | break; | |
142 | ||
143 | default: | |
144 | /* The interrupt controller gives us the vector. */ | |
145 | ex_vec = env->interrupt_vector; | |
146 | /* Normal interrupts are taken between | |
147 | TB's. env->pc is valid here. */ | |
148 | env->pregs[PR_ERP] = env->pc; | |
149 | break; | |
150 | } | |
151 | ||
152 | if (env->pregs[PR_CCS] & U_FLAG) { | |
153 | /* Swap stack pointers. */ | |
154 | env->pregs[PR_USP] = env->regs[R_SP]; | |
155 | env->regs[R_SP] = env->ksp; | |
156 | } | |
157 | ||
158 | /* Now that we are in kernel mode, load the handlers address. */ | |
159 | env->pc = ldl_code(env->pregs[PR_EBP] + ex_vec * 4); | |
160 | env->locked_irq = 1; | |
161 | ||
162 | qemu_log_mask(CPU_LOG_INT, "%s isr=%x vec=%x ccs=%x pid=%d erp=%x\n", | |
163 | __func__, env->pc, ex_vec, | |
164 | env->pregs[PR_CCS], | |
165 | env->pregs[PR_PID], | |
166 | env->pregs[PR_ERP]); | |
167 | } | |
168 | ||
81fdc5f8 TS |
169 | void do_interrupt(CPUState *env) |
170 | { | |
e62b5b13 | 171 | int ex_vec = -1; |
81fdc5f8 | 172 | |
7a977356 EI |
173 | if (env->pregs[PR_VR] < 32) |
174 | return do_interruptv10(env); | |
175 | ||
d12d51d5 | 176 | D_LOG( "exception index=%d interrupt_req=%d\n", |
b41f7df0 | 177 | env->exception_index, |
d12d51d5 | 178 | env->interrupt_request); |
81fdc5f8 TS |
179 | |
180 | switch (env->exception_index) | |
181 | { | |
182 | case EXCP_BREAK: | |
e62b5b13 EI |
183 | /* These exceptions are genereated by the core itself. |
184 | ERP should point to the insn following the brk. */ | |
185 | ex_vec = env->trap_vector; | |
a1aebcb8 | 186 | env->pregs[PR_ERP] = env->pc; |
81fdc5f8 | 187 | break; |
e62b5b13 | 188 | |
1b1a38b0 EI |
189 | case EXCP_NMI: |
190 | /* NMI is hardwired to vector zero. */ | |
191 | ex_vec = 0; | |
192 | env->pregs[PR_CCS] &= ~M_FLAG; | |
193 | env->pregs[PR_NRP] = env->pc; | |
194 | break; | |
195 | ||
196 | case EXCP_BUSFAULT: | |
e62b5b13 | 197 | ex_vec = env->fault_vector; |
b41f7df0 | 198 | env->pregs[PR_ERP] = env->pc; |
81fdc5f8 TS |
199 | break; |
200 | ||
201 | default: | |
1b1a38b0 | 202 | /* The interrupt controller gives us the vector. */ |
b41f7df0 EI |
203 | ex_vec = env->interrupt_vector; |
204 | /* Normal interrupts are taken between | |
205 | TB's. env->pc is valid here. */ | |
206 | env->pregs[PR_ERP] = env->pc; | |
207 | break; | |
208 | } | |
209 | ||
cddffe37 EI |
210 | /* Fill in the IDX field. */ |
211 | env->pregs[PR_EXS] = (ex_vec & 0xff) << 8; | |
212 | ||
cf1d97f0 | 213 | if (env->dslot) { |
d12d51d5 | 214 | D_LOG("excp isr=%x PC=%x ds=%d SP=%x" |
cf1d97f0 EI |
215 | " ERP=%x pid=%x ccs=%x cc=%d %x\n", |
216 | ex_vec, env->pc, env->dslot, | |
ef29a70d | 217 | env->regs[R_SP], |
b41f7df0 EI |
218 | env->pregs[PR_ERP], env->pregs[PR_PID], |
219 | env->pregs[PR_CCS], | |
d12d51d5 | 220 | env->cc_op, env->cc_mask); |
cf1d97f0 EI |
221 | /* We loose the btarget, btaken state here so rexec the |
222 | branch. */ | |
223 | env->pregs[PR_ERP] -= env->dslot; | |
224 | /* Exception starts with dslot cleared. */ | |
225 | env->dslot = 0; | |
81fdc5f8 | 226 | } |
b41f7df0 | 227 | |
b41f7df0 EI |
228 | if (env->pregs[PR_CCS] & U_FLAG) { |
229 | /* Swap stack pointers. */ | |
230 | env->pregs[PR_USP] = env->regs[R_SP]; | |
231 | env->regs[R_SP] = env->ksp; | |
232 | } | |
233 | ||
234 | /* Apply the CRIS CCS shift. Clears U if set. */ | |
e62b5b13 | 235 | cris_shift_ccs(env); |
218951ef EI |
236 | |
237 | /* Now that we are in kernel mode, load the handlers address. */ | |
238 | env->pc = ldl_code(env->pregs[PR_EBP] + ex_vec * 4); | |
239 | ||
7a977356 EI |
240 | D_LOG("%s isr=%x vec=%x ccs=%x pid=%d erp=%x\n", |
241 | __func__, env->pc, ex_vec, | |
b41f7df0 EI |
242 | env->pregs[PR_CCS], |
243 | env->pregs[PR_PID], | |
d12d51d5 | 244 | env->pregs[PR_ERP]); |
81fdc5f8 TS |
245 | } |
246 | ||
c227f099 | 247 | target_phys_addr_t cpu_get_phys_page_debug(CPUState * env, target_ulong addr) |
81fdc5f8 | 248 | { |
81fdc5f8 | 249 | uint32_t phy = addr; |
2fa73ec8 | 250 | struct cris_mmu_result res; |
81fdc5f8 TS |
251 | int miss; |
252 | miss = cris_mmu_translate(&res, env, addr, 0, 0); | |
253 | if (!miss) | |
254 | phy = res.phy; | |
e62b5b13 | 255 | D(fprintf(stderr, "%s %x -> %x\n", __func__, addr, phy)); |
81fdc5f8 TS |
256 | return phy; |
257 | } | |
258 | #endif |