]> git.proxmox.com Git - qemu.git/blame - target-m68k/cpu.h
Sync __target_cmsg_nxthdr implementation with kernel header.
[qemu.git] / target-m68k / cpu.h
CommitLineData
e6e5906b
PB
1/*
2 * m68k virtual CPU header
3 *
0633879f 4 * Copyright (c) 2005-2007 CodeSourcery
e6e5906b
PB
5 * Written by Paul Brook
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
10 * version 2 of the License, or (at your option) any later version.
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 */
21#ifndef CPU_M68K_H
22#define CPU_M68K_H
23
24#define TARGET_LONG_BITS 32
25
26#include "cpu-defs.h"
27
28#include "softfloat.h"
29
30#define MAX_QREGS 32
31
32#define TARGET_HAS_ICE 1
33
9042c0e2
TS
34#define ELF_MACHINE EM_68K
35
e6e5906b
PB
36#define EXCP_ACCESS 2 /* Access (MMU) error. */
37#define EXCP_ADDRESS 3 /* Address error. */
38#define EXCP_ILLEGAL 4 /* Illegal instruction. */
39#define EXCP_DIV0 5 /* Divide by zero */
40#define EXCP_PRIVILEGE 8 /* Privilege violation. */
41#define EXCP_TRACE 9
42#define EXCP_LINEA 10 /* Unimplemented line-A (MAC) opcode. */
43#define EXCP_LINEF 11 /* Unimplemented line-F (FPU) opcode. */
44#define EXCP_DEBUGNBP 12 /* Non-breakpoint debug interrupt. */
45#define EXCP_DEBEGBP 13 /* Breakpoint debug interrupt. */
46#define EXCP_FORMAT 14 /* RTE format error. */
47#define EXCP_UNINITIALIZED 15
48#define EXCP_TRAP0 32 /* User trap #0. */
49#define EXCP_TRAP15 47 /* User trap #15. */
50#define EXCP_UNSUPPORTED 61
51#define EXCP_ICE 13
52
0633879f 53#define EXCP_RTE 0x100
a87295e8 54#define EXCP_HALT_INSN 0x101
0633879f 55
e6e5906b
PB
56typedef struct CPUM68KState {
57 uint32_t dregs[8];
58 uint32_t aregs[8];
59 uint32_t pc;
60 uint32_t sr;
61
62 /* Condition flags. */
63 uint32_t cc_op;
64 uint32_t cc_dest;
65 uint32_t cc_src;
66 uint32_t cc_x;
67
68 float64 fregs[8];
69 float64 fp_result;
70 uint32_t fpcr;
71 uint32_t fpsr;
72 float_status fp_status;
73
74 /* Temporary storage for DIV helpers. */
75 uint32_t div1;
76 uint32_t div2;
77
78 /* MMU status. */
79 struct {
80 uint32_t ar;
81 } mmu;
0633879f
PB
82
83 /* Control registers. */
84 uint32_t vbr;
85 uint32_t mbar;
86 uint32_t rambar0;
87
0402f767
PB
88 uint32_t features;
89
e6e5906b
PB
90 /* ??? remove this. */
91 uint32_t t1;
92
93 /* exception/interrupt handling */
94 jmp_buf jmp_env;
95 int exception_index;
96 int interrupt_request;
97 int user_mode_only;
0633879f
PB
98 int halted;
99
100 int pending_vector;
101 int pending_level;
e6e5906b
PB
102
103 uint32_t qregs[MAX_QREGS];
104
105 CPU_COMMON
106} CPUM68KState;
107
108CPUM68KState *cpu_m68k_init(void);
109int cpu_m68k_exec(CPUM68KState *s);
110void cpu_m68k_close(CPUM68KState *s);
0633879f 111void do_interrupt(int is_hw);
e6e5906b
PB
112/* you can call this signal handler from your SIGBUS and SIGSEGV
113 signal handlers to inform the virtual CPU of exceptions. non zero
114 is returned if the signal was handled by the virtual CPU. */
5a7b542b 115int cpu_m68k_signal_handler(int host_signum, void *pinfo,
e6e5906b
PB
116 void *puc);
117void cpu_m68k_flush_flags(CPUM68KState *, int);
118
119enum {
120 CC_OP_DYNAMIC, /* Use env->cc_op */
121 CC_OP_FLAGS, /* CC_DEST = CVZN, CC_SRC = unused */
122 CC_OP_LOGIC, /* CC_DEST = result, CC_SRC = unused */
123 CC_OP_ADD, /* CC_DEST = result, CC_SRC = source */
124 CC_OP_SUB, /* CC_DEST = result, CC_SRC = source */
125 CC_OP_CMPB, /* CC_DEST = result, CC_SRC = source */
126 CC_OP_CMPW, /* CC_DEST = result, CC_SRC = source */
127 CC_OP_ADDX, /* CC_DEST = result, CC_SRC = source */
128 CC_OP_SUBX, /* CC_DEST = result, CC_SRC = source */
129 CC_OP_SHL, /* CC_DEST = source, CC_SRC = shift */
130 CC_OP_SHR, /* CC_DEST = source, CC_SRC = shift */
131 CC_OP_SAR, /* CC_DEST = source, CC_SRC = shift */
132};
133
134#define CCF_C 0x01
135#define CCF_V 0x02
136#define CCF_Z 0x04
137#define CCF_N 0x08
0633879f
PB
138#define CCF_X 0x10
139
140#define SR_I_SHIFT 8
141#define SR_I 0x0700
142#define SR_M 0x1000
143#define SR_S 0x2000
144#define SR_T 0x8000
e6e5906b
PB
145
146typedef struct m68k_def_t m68k_def_t;
147
0633879f
PB
148int cpu_m68k_set_model(CPUM68KState *env, const char * name);
149
150void m68k_set_irq_level(CPUM68KState *env, int level, uint8_t vector);
e6e5906b
PB
151
152#define M68K_FPCR_PREC (1 << 6)
153
a87295e8
PB
154void do_m68k_semihosting(CPUM68KState *env, int nr);
155
0402f767
PB
156enum m68k_features {
157 M68K_FEATURE_CF_ISA_A,
158 M68K_FEATURE_CF_ISA_B,
159 M68K_FEATURE_CF_ISA_C,
160 M68K_FEATURE_CF_FPU,
161 M68K_FEATURE_CF_MAC,
162 M68K_FEATURE_CF_EMAC,
e6dbd3b3
PB
163 M68K_FEATURE_EXT_FULL, /* 68020+ full extension word. */
164 M68K_FEATURE_WORD_INDEX /* word sized address index registers. */
0402f767
PB
165};
166
167static inline int m68k_feature(CPUM68KState *env, int feature)
168{
169 return (env->features & (1u << feature)) != 0;
170}
171
172void register_m68k_insns (CPUM68KState *env);
173
e6e5906b
PB
174#ifdef CONFIG_USER_ONLY
175/* Linux uses 8k pages. */
176#define TARGET_PAGE_BITS 13
177#else
178/* Smallest TLB entry size is 1k. */
179#define TARGET_PAGE_BITS 10
180#endif
181#include "cpu-all.h"
182
183#endif