]> git.proxmox.com Git - qemu.git/blame - target-m68k/cpu.h
Add missing file.
[qemu.git] / target-m68k / cpu.h
CommitLineData
e6e5906b
PB
1/*
2 * m68k virtual CPU header
3 *
0633879f 4 * Copyright (c) 2005-2007 CodeSourcery
e6e5906b
PB
5 * Written by Paul Brook
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
10 * version 2 of the License, or (at your option) any later version.
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 */
21#ifndef CPU_M68K_H
22#define CPU_M68K_H
23
24#define TARGET_LONG_BITS 32
25
26#include "cpu-defs.h"
27
28#include "softfloat.h"
29
30#define MAX_QREGS 32
31
32#define TARGET_HAS_ICE 1
33
9042c0e2
TS
34#define ELF_MACHINE EM_68K
35
e6e5906b
PB
36#define EXCP_ACCESS 2 /* Access (MMU) error. */
37#define EXCP_ADDRESS 3 /* Address error. */
38#define EXCP_ILLEGAL 4 /* Illegal instruction. */
39#define EXCP_DIV0 5 /* Divide by zero */
40#define EXCP_PRIVILEGE 8 /* Privilege violation. */
41#define EXCP_TRACE 9
42#define EXCP_LINEA 10 /* Unimplemented line-A (MAC) opcode. */
43#define EXCP_LINEF 11 /* Unimplemented line-F (FPU) opcode. */
44#define EXCP_DEBUGNBP 12 /* Non-breakpoint debug interrupt. */
45#define EXCP_DEBEGBP 13 /* Breakpoint debug interrupt. */
46#define EXCP_FORMAT 14 /* RTE format error. */
47#define EXCP_UNINITIALIZED 15
48#define EXCP_TRAP0 32 /* User trap #0. */
49#define EXCP_TRAP15 47 /* User trap #15. */
50#define EXCP_UNSUPPORTED 61
51#define EXCP_ICE 13
52
0633879f 53#define EXCP_RTE 0x100
a87295e8 54#define EXCP_HALT_INSN 0x101
0633879f 55
e6e5906b
PB
56typedef struct CPUM68KState {
57 uint32_t dregs[8];
58 uint32_t aregs[8];
59 uint32_t pc;
60 uint32_t sr;
61
62 /* Condition flags. */
63 uint32_t cc_op;
64 uint32_t cc_dest;
65 uint32_t cc_src;
66 uint32_t cc_x;
67
68 float64 fregs[8];
69 float64 fp_result;
70 uint32_t fpcr;
71 uint32_t fpsr;
72 float_status fp_status;
73
74 /* Temporary storage for DIV helpers. */
75 uint32_t div1;
76 uint32_t div2;
77
78 /* MMU status. */
79 struct {
80 uint32_t ar;
81 } mmu;
0633879f
PB
82
83 /* Control registers. */
84 uint32_t vbr;
85 uint32_t mbar;
86 uint32_t rambar0;
87
e6e5906b
PB
88 /* ??? remove this. */
89 uint32_t t1;
90
91 /* exception/interrupt handling */
92 jmp_buf jmp_env;
93 int exception_index;
94 int interrupt_request;
95 int user_mode_only;
0633879f
PB
96 int halted;
97
98 int pending_vector;
99 int pending_level;
e6e5906b
PB
100
101 uint32_t qregs[MAX_QREGS];
102
103 CPU_COMMON
104} CPUM68KState;
105
106CPUM68KState *cpu_m68k_init(void);
107int cpu_m68k_exec(CPUM68KState *s);
108void cpu_m68k_close(CPUM68KState *s);
0633879f 109void do_interrupt(int is_hw);
e6e5906b
PB
110/* you can call this signal handler from your SIGBUS and SIGSEGV
111 signal handlers to inform the virtual CPU of exceptions. non zero
112 is returned if the signal was handled by the virtual CPU. */
5a7b542b 113int cpu_m68k_signal_handler(int host_signum, void *pinfo,
e6e5906b
PB
114 void *puc);
115void cpu_m68k_flush_flags(CPUM68KState *, int);
116
117enum {
118 CC_OP_DYNAMIC, /* Use env->cc_op */
119 CC_OP_FLAGS, /* CC_DEST = CVZN, CC_SRC = unused */
120 CC_OP_LOGIC, /* CC_DEST = result, CC_SRC = unused */
121 CC_OP_ADD, /* CC_DEST = result, CC_SRC = source */
122 CC_OP_SUB, /* CC_DEST = result, CC_SRC = source */
123 CC_OP_CMPB, /* CC_DEST = result, CC_SRC = source */
124 CC_OP_CMPW, /* CC_DEST = result, CC_SRC = source */
125 CC_OP_ADDX, /* CC_DEST = result, CC_SRC = source */
126 CC_OP_SUBX, /* CC_DEST = result, CC_SRC = source */
127 CC_OP_SHL, /* CC_DEST = source, CC_SRC = shift */
128 CC_OP_SHR, /* CC_DEST = source, CC_SRC = shift */
129 CC_OP_SAR, /* CC_DEST = source, CC_SRC = shift */
130};
131
132#define CCF_C 0x01
133#define CCF_V 0x02
134#define CCF_Z 0x04
135#define CCF_N 0x08
0633879f
PB
136#define CCF_X 0x10
137
138#define SR_I_SHIFT 8
139#define SR_I 0x0700
140#define SR_M 0x1000
141#define SR_S 0x2000
142#define SR_T 0x8000
e6e5906b
PB
143
144typedef struct m68k_def_t m68k_def_t;
145
0633879f
PB
146int cpu_m68k_set_model(CPUM68KState *env, const char * name);
147
148void m68k_set_irq_level(CPUM68KState *env, int level, uint8_t vector);
e6e5906b
PB
149
150#define M68K_FPCR_PREC (1 << 6)
151
a87295e8
PB
152void do_m68k_semihosting(CPUM68KState *env, int nr);
153
e6e5906b
PB
154#ifdef CONFIG_USER_ONLY
155/* Linux uses 8k pages. */
156#define TARGET_PAGE_BITS 13
157#else
158/* Smallest TLB entry size is 1k. */
159#define TARGET_PAGE_BITS 10
160#endif
161#include "cpu-all.h"
162
163#endif