]> git.proxmox.com Git - qemu.git/blame - target-ppc/cpu.h
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Parse SDR1 on mtspr instead of at translate time
[qemu.git] / target-ppc / cpu.h
CommitLineData
79aceca5 1/*
3fc6c082 2 * PowerPC emulation cpu definitions for qemu.
5fafdf24 3 *
76a66253 4 * Copyright (c) 2003-2007 Jocelyn Mayer
79aceca5
FB		 5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
8167ee88 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
79aceca5
FB		 18 */
19#if !defined (__CPU_PPC_H__)
20#define __CPU_PPC_H__
21
3fc6c082 22#include "config.h"
9a78eead 23#include "qemu-common.h"
3fc6c082 24
a4f30719
JM		 25//#define PPC_EMULATE_32BITS_HYPV
26
76a66253 27#if defined (TARGET_PPC64)
3cd7d1dd 28/* PowerPC 64 definitions */
d9d7210c 29#define TARGET_LONG_BITS 64
35cdaad6 30#define TARGET_PAGE_BITS 12
3cd7d1dd 31
52705890
RH		 32/* Note that the official physical address space bits is 62-M where M
33 is implementation dependent. I've not looked up M for the set of
34 cpus we emulate at the system level. */
35#define TARGET_PHYS_ADDR_SPACE_BITS 62
36
37/* Note that the PPC environment architecture talks about 80 bit virtual
38 addresses, with segmentation. Obviously that's not all visible to a
39 single process, which is all we're concerned with here. */
40#ifdef TARGET_ABI32
41# define TARGET_VIRT_ADDR_SPACE_BITS 32
42#else
43# define TARGET_VIRT_ADDR_SPACE_BITS 64
44#endif
45
81762d6d
DG		 46#define TARGET_PAGE_BITS_16M 24
47
3cd7d1dd
JM		 48#else /* defined (TARGET_PPC64) */
49/* PowerPC 32 definitions */
d9d7210c 50#define TARGET_LONG_BITS 32
3cd7d1dd
JM		 51
52#if defined(TARGET_PPCEMB)
53/* Specific definitions for PowerPC embedded */
54/* BookE have 36 bits physical address space */
3cd7d1dd
JM		 55#if defined(CONFIG_USER_ONLY)
56/* It looks like a lot of Linux programs assume page size
57 * is 4kB long. This is evil, but we have to deal with it...
58 */
35cdaad6 59#define TARGET_PAGE_BITS 12
3cd7d1dd
JM		 60#else /* defined(CONFIG_USER_ONLY) */
61/* Pages can be 1 kB small */
62#define TARGET_PAGE_BITS 10
63#endif /* defined(CONFIG_USER_ONLY) */
64#else /* defined(TARGET_PPCEMB) */
65/* "standard" PowerPC 32 definitions */
66#define TARGET_PAGE_BITS 12
67#endif /* defined(TARGET_PPCEMB) */
68
52705890
RH		 69#define TARGET_PHYS_ADDR_SPACE_BITS 32
70#define TARGET_VIRT_ADDR_SPACE_BITS 32
71
3cd7d1dd 72#endif /* defined (TARGET_PPC64) */
3cf1e035 73
c2764719
PB		 74#define CPUState struct CPUPPCState
75
79aceca5
FB		 76#include "cpu-defs.h"
77
79aceca5
FB		 78#include <setjmp.h>
79
4ecc3190
FB		 80#include "softfloat.h"
81
1fddef4b
FB		 82#define TARGET_HAS_ICE 1
83
7f70c937 84#if defined (TARGET_PPC64)
76a66253
JM		 85#define ELF_MACHINE EM_PPC64
86#else
87#define ELF_MACHINE EM_PPC
88#endif
9042c0e2 89
3fc6c082 90/*****************************************************************************/
a750fc0b 91/* MMU model */
c227f099
AL		 92typedef enum powerpc_mmu_t powerpc_mmu_t;
93enum powerpc_mmu_t {
add78955 94 POWERPC_MMU_UNKNOWN = 0x00000000,
a750fc0b 95 /* Standard 32 bits PowerPC MMU */
add78955 96 POWERPC_MMU_32B = 0x00000001,
a750fc0b 97 /* PowerPC 6xx MMU with software TLB */
add78955 98 POWERPC_MMU_SOFT_6xx = 0x00000002,
a750fc0b 99 /* PowerPC 74xx MMU with software TLB */
add78955 100 POWERPC_MMU_SOFT_74xx = 0x00000003,
a750fc0b 101 /* PowerPC 4xx MMU with software TLB */
add78955 102 POWERPC_MMU_SOFT_4xx = 0x00000004,
a750fc0b 103 /* PowerPC 4xx MMU with software TLB and zones protections */
add78955 104 POWERPC_MMU_SOFT_4xx_Z = 0x00000005,
b4095fed 105 /* PowerPC MMU in real mode only */
add78955 106 POWERPC_MMU_REAL = 0x00000006,
b4095fed 107 /* Freescale MPC8xx MMU model */
add78955 108 POWERPC_MMU_MPC8xx = 0x00000007,
a750fc0b 109 /* BookE MMU model */
add78955 110 POWERPC_MMU_BOOKE = 0x00000008,
a750fc0b 111 /* BookE FSL MMU model */
add78955 112 POWERPC_MMU_BOOKE_FSL = 0x00000009,
faadf50e 113 /* PowerPC 601 MMU model (specific BATs format) */
add78955 114 POWERPC_MMU_601 = 0x0000000A,
00af685f 115#if defined(TARGET_PPC64)
add78955 116#define POWERPC_MMU_64 0x00010000
12de9a39 117 /* 64 bits PowerPC MMU */
add78955
JM		 118 POWERPC_MMU_64B = POWERPC_MMU_64 | 0x00000001,
119 /* 620 variant (no segment exceptions) */
120 POWERPC_MMU_620 = POWERPC_MMU_64 | 0x00000002,
00af685f 121#endif /* defined(TARGET_PPC64) */
3fc6c082
FB		 122};
123
124/*****************************************************************************/
a750fc0b 125/* Exception model */
c227f099
AL		 126typedef enum powerpc_excp_t powerpc_excp_t;
127enum powerpc_excp_t {
a750fc0b 128 POWERPC_EXCP_UNKNOWN = 0,
3fc6c082 129 /* Standard PowerPC exception model */
a750fc0b 130 POWERPC_EXCP_STD,
2662a059 131 /* PowerPC 40x exception model */
a750fc0b 132 POWERPC_EXCP_40x,
2662a059 133 /* PowerPC 601 exception model */
a750fc0b 134 POWERPC_EXCP_601,
2662a059 135 /* PowerPC 602 exception model */
a750fc0b 136 POWERPC_EXCP_602,
2662a059 137 /* PowerPC 603 exception model */
a750fc0b
JM		 138 POWERPC_EXCP_603,
139 /* PowerPC 603e exception model */
140 POWERPC_EXCP_603E,
141 /* PowerPC G2 exception model */
142 POWERPC_EXCP_G2,
2662a059 143 /* PowerPC 604 exception model */
a750fc0b 144 POWERPC_EXCP_604,
2662a059 145 /* PowerPC 7x0 exception model */
a750fc0b 146 POWERPC_EXCP_7x0,
2662a059 147 /* PowerPC 7x5 exception model */
a750fc0b 148 POWERPC_EXCP_7x5,
2662a059 149 /* PowerPC 74xx exception model */
a750fc0b 150 POWERPC_EXCP_74xx,
2662a059 151 /* BookE exception model */
a750fc0b 152 POWERPC_EXCP_BOOKE,
00af685f
JM		 153#if defined(TARGET_PPC64)
154 /* PowerPC 970 exception model */
155 POWERPC_EXCP_970,
156#endif /* defined(TARGET_PPC64) */
a750fc0b
JM		 157};
158
e1833e1f
JM		 159/*****************************************************************************/
160/* Exception vectors definitions */
161enum {
162 POWERPC_EXCP_NONE = -1,
163 /* The 64 first entries are used by the PowerPC embedded specification */
164 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
165 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
166 POWERPC_EXCP_DSI = 2, /* Data storage exception */
167 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
168 POWERPC_EXCP_EXTERNAL = 4, /* External input */
169 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
170 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
171 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
172 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
173 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
174 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
175 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
176 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
b4095fed
JM		 177 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
178 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
e1833e1f
JM		 179 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
180 /* Vectors 16 to 31 are reserved */
e1833e1f
JM		 181 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
182 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
183 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
184 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
185 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
186 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
e1833e1f
JM		 187 /* Vectors 38 to 63 are reserved */
188 /* Exceptions defined in the PowerPC server specification */
189 POWERPC_EXCP_RESET = 64, /* System reset exception */
e1833e1f
JM		 190 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
191 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
e1833e1f 192 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
e1833e1f 193 POWERPC_EXCP_TRACE = 68, /* Trace exception */
e1833e1f
JM		 194 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
195 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
196 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
197 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
e1833e1f
JM		 198 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
199 /* 40x specific exceptions */
200 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
201 /* 601 specific exceptions */
202 POWERPC_EXCP_IO = 75, /* IO error exception */
203 POWERPC_EXCP_RUNM = 76, /* Run mode exception */
204 /* 602 specific exceptions */
205 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
206 /* 602/603 specific exceptions */
b4095fed 207 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
e1833e1f
JM		 208 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
209 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
210 /* Exceptions available on most PowerPC */
211 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
b4095fed
JM		 212 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
213 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
214 POWERPC_EXCP_SMI = 84, /* System management interrupt */
215 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
e1833e1f 216 /* 7xx/74xx specific exceptions */
b4095fed 217 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
e1833e1f 218 /* 74xx specific exceptions */
b4095fed 219 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
e1833e1f 220 /* 970FX specific exceptions */
b4095fed
JM		 221 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
222 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
223 /* Freescale embeded cores specific exceptions */
224 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
225 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
226 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
227 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
e1833e1f
JM		 228 /* EOL */
229 POWERPC_EXCP_NB = 96,
230 /* Qemu exceptions: used internally during code translation */
231 POWERPC_EXCP_STOP = 0x200, /* stop translation */
232 POWERPC_EXCP_BRANCH = 0x201, /* branch instruction */
233 /* Qemu exceptions: special cases we want to stop translation */
234 POWERPC_EXCP_SYNC = 0x202, /* context synchronizing instruction */
235 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
4425265b 236 POWERPC_EXCP_STCX = 0x204 /* Conditional stores in user mode */
e1833e1f
JM		 237};
238
e1833e1f
JM		 239/* Exceptions error codes */
240enum {
241 /* Exception subtypes for POWERPC_EXCP_ALIGN */
242 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
243 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
244 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
245 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
246 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
247 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
248 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
249 /* FP exceptions */
250 POWERPC_EXCP_FP = 0x10,
251 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
252 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
253 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
254 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
7c58044c 255 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
e1833e1f
JM		 256 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
257 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
258 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
259 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
260 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
261 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
262 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
263 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
264 /* Invalid instruction */
265 POWERPC_EXCP_INVAL = 0x20,
266 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
267 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
268 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
269 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
270 /* Privileged instruction */
271 POWERPC_EXCP_PRIV = 0x30,
272 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
273 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
274 /* Trap */
275 POWERPC_EXCP_TRAP = 0x40,
276};
277
a750fc0b
JM		 278/*****************************************************************************/
279/* Input pins model */
c227f099
AL		 280typedef enum powerpc_input_t powerpc_input_t;
281enum powerpc_input_t {
a750fc0b 282 PPC_FLAGS_INPUT_UNKNOWN = 0,
2662a059 283 /* PowerPC 6xx bus */
a750fc0b 284 PPC_FLAGS_INPUT_6xx,
2662a059 285 /* BookE bus */
a750fc0b
JM		 286 PPC_FLAGS_INPUT_BookE,
287 /* PowerPC 405 bus */
288 PPC_FLAGS_INPUT_405,
2662a059 289 /* PowerPC 970 bus */
a750fc0b
JM		 290 PPC_FLAGS_INPUT_970,
291 /* PowerPC 401 bus */
292 PPC_FLAGS_INPUT_401,
b4095fed
JM		 293 /* Freescale RCPU bus */
294 PPC_FLAGS_INPUT_RCPU,
3fc6c082
FB		 295};
296
a750fc0b 297#define PPC_INPUT(env) (env->bus_model)
3fc6c082 298
be147d08 299/*****************************************************************************/
c227f099
AL		 300typedef struct ppc_def_t ppc_def_t;
301typedef struct opc_handler_t opc_handler_t;
79aceca5 302
3fc6c082
FB		 303/*****************************************************************************/
304/* Types used to describe some PowerPC registers */
305typedef struct CPUPPCState CPUPPCState;
c227f099
AL		 306typedef struct ppc_tb_t ppc_tb_t;
307typedef struct ppc_spr_t ppc_spr_t;
308typedef struct ppc_dcr_t ppc_dcr_t;
309typedef union ppc_avr_t ppc_avr_t;
310typedef union ppc_tlb_t ppc_tlb_t;
76a66253 311
3fc6c082 312/* SPR access micro-ops generations callbacks */
c227f099 313struct ppc_spr_t {
45d827d2
AJ		 314 void (*uea_read)(void *opaque, int gpr_num, int spr_num);
315 void (*uea_write)(void *opaque, int spr_num, int gpr_num);
76a66253 316#if !defined(CONFIG_USER_ONLY)
45d827d2
AJ		 317 void (*oea_read)(void *opaque, int gpr_num, int spr_num);
318 void (*oea_write)(void *opaque, int spr_num, int gpr_num);
319 void (*hea_read)(void *opaque, int gpr_num, int spr_num);
320 void (*hea_write)(void *opaque, int spr_num, int gpr_num);
76a66253 321#endif
b55266b5 322 const char *name;
3fc6c082
FB		 323};
324
325/* Altivec registers (128 bits) */
c227f099 326union ppc_avr_t {
0f6fbcbc 327 float32 f[4];
a9d9eb8f
JM		 328 uint8_t u8[16];
329 uint16_t u16[8];
330 uint32_t u32[4];
ab5f265d
AJ		 331 int8_t s8[16];
332 int16_t s16[8];
333 int32_t s32[4];
a9d9eb8f 334 uint64_t u64[2];
3fc6c082 335};
9fddaa0c 336
3c7b48b7 337#if !defined(CONFIG_USER_ONLY)
3fc6c082 338/* Software TLB cache */
c227f099
AL		 339typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
340struct ppc6xx_tlb_t {
76a66253
JM		 341 target_ulong pte0;
342 target_ulong pte1;
343 target_ulong EPN;
1d0a48fb
JM		 344};
345
c227f099
AL		 346typedef struct ppcemb_tlb_t ppcemb_tlb_t;
347struct ppcemb_tlb_t {
348 target_phys_addr_t RPN;
1d0a48fb 349 target_ulong EPN;
76a66253 350 target_ulong PID;
c55e9aef
JM		 351 target_ulong size;
352 uint32_t prot;
353 uint32_t attr; /* Storage attributes */
1d0a48fb
JM		 354};
355
c227f099
AL		 356union ppc_tlb_t {
357 ppc6xx_tlb_t tlb6;
358 ppcemb_tlb_t tlbe;
3fc6c082 359};
3c7b48b7 360#endif
3fc6c082 361
bb593904
DG		 362#define SDR_32_HTABORG 0xFFFF0000UL
363#define SDR_32_HTABMASK 0x000001FFUL
364
365#if defined(TARGET_PPC64)
366#define SDR_64_HTABORG 0xFFFFFFFFFFFC0000ULL
367#define SDR_64_HTABSIZE 0x000000000000001FULL
368#endif /* defined(TARGET_PPC64 */
369
c227f099
AL		 370typedef struct ppc_slb_t ppc_slb_t;
371struct ppc_slb_t {
81762d6d
DG		 372 uint64_t esid;
373 uint64_t vsid;
8eee0af9
BS		 374};
375
81762d6d
DG		 376/* Bits in the SLB ESID word */
377#define SLB_ESID_ESID 0xFFFFFFFFF0000000ULL
378#define SLB_ESID_V 0x0000000008000000ULL /* valid */
379
380/* Bits in the SLB VSID word */
381#define SLB_VSID_SHIFT 12
382#define SLB_VSID_SSIZE_SHIFT 62
383#define SLB_VSID_B 0xc000000000000000ULL
384#define SLB_VSID_B_256M 0x0000000000000000ULL
385#define SLB_VSID_VSID 0x3FFFFFFFFFFFF000ULL
386#define SLB_VSID_KS 0x0000000000000800ULL
387#define SLB_VSID_KP 0x0000000000000400ULL
388#define SLB_VSID_N 0x0000000000000200ULL /* no-execute */
389#define SLB_VSID_L 0x0000000000000100ULL
390#define SLB_VSID_C 0x0000000000000080ULL /* class */
391#define SLB_VSID_LP 0x0000000000000030ULL
392#define SLB_VSID_ATTR 0x0000000000000FFFULL
393
394#define SEGMENT_SHIFT_256M 28
395#define SEGMENT_MASK_256M (~((1ULL << SEGMENT_SHIFT_256M) - 1))
396
3fc6c082
FB		 397/*****************************************************************************/
398/* Machine state register bits definition */
76a66253 399#define MSR_SF 63 /* Sixty-four-bit mode hflags */
bd928eba 400#define MSR_TAG 62 /* Tag-active mode (POWERx ?) */
3fc6c082 401#define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */
a4f30719 402#define MSR_SHV 60 /* hypervisor state hflags */
363be49c
JM		 403#define MSR_CM 31 /* Computation mode for BookE hflags */
404#define MSR_ICM 30 /* Interrupt computation mode for BookE */
a4f30719 405#define MSR_THV 29 /* hypervisor state for 32 bits PowerPC hflags */
363be49c 406#define MSR_UCLE 26 /* User-mode cache lock enable for BookE */
d26bfc9a
JM		 407#define MSR_VR 25 /* altivec available x hflags */
408#define MSR_SPE 25 /* SPE enable for BookE x hflags */
76a66253
JM		 409#define MSR_AP 23 /* Access privilege state on 602 hflags */
410#define MSR_SA 22 /* Supervisor access mode on 602 hflags */
3fc6c082 411#define MSR_KEY 19 /* key bit on 603e */
25ba3a68 412#define MSR_POW 18 /* Power management */
d26bfc9a
JM		 413#define MSR_TGPR 17 /* TGPR usage on 602/603 x */
414#define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */
3fc6c082
FB		 415#define MSR_ILE 16 /* Interrupt little-endian mode */
416#define MSR_EE 15 /* External interrupt enable */
76a66253
JM		 417#define MSR_PR 14 /* Problem state hflags */
418#define MSR_FP 13 /* Floating point available hflags */
3fc6c082 419#define MSR_ME 12 /* Machine check interrupt enable */
76a66253 420#define MSR_FE0 11 /* Floating point exception mode 0 hflags */
d26bfc9a
JM		 421#define MSR_SE 10 /* Single-step trace enable x hflags */
422#define MSR_DWE 10 /* Debug wait enable on 405 x */
423#define MSR_UBLE 10 /* User BTB lock enable on e500 x */
424#define MSR_BE 9 /* Branch trace enable x hflags */
425#define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */
76a66253 426#define MSR_FE1 8 /* Floating point exception mode 1 hflags */
3fc6c082 427#define MSR_AL 7 /* AL bit on POWER */
0411a972 428#define MSR_EP 6 /* Exception prefix on 601 */
3fc6c082 429#define MSR_IR 5 /* Instruction relocate */
3fc6c082 430#define MSR_DR 4 /* Data relocate */
25ba3a68 431#define MSR_PE 3 /* Protection enable on 403 */
d26bfc9a
JM		 432#define MSR_PX 2 /* Protection exclusive on 403 x */
433#define MSR_PMM 2 /* Performance monitor mark on POWER x */
434#define MSR_RI 1 /* Recoverable interrupt 1 */
435#define MSR_LE 0 /* Little-endian mode 1 hflags */
0411a972
JM		 436
437#define msr_sf ((env->msr >> MSR_SF) & 1)
438#define msr_isf ((env->msr >> MSR_ISF) & 1)
a4f30719 439#define msr_shv ((env->msr >> MSR_SHV) & 1)
0411a972
JM		 440#define msr_cm ((env->msr >> MSR_CM) & 1)
441#define msr_icm ((env->msr >> MSR_ICM) & 1)
a4f30719 442#define msr_thv ((env->msr >> MSR_THV) & 1)
0411a972
JM		 443#define msr_ucle ((env->msr >> MSR_UCLE) & 1)
444#define msr_vr ((env->msr >> MSR_VR) & 1)
f9320410 445#define msr_spe ((env->msr >> MSR_SPE) & 1)
0411a972
JM		 446#define msr_ap ((env->msr >> MSR_AP) & 1)
447#define msr_sa ((env->msr >> MSR_SA) & 1)
448#define msr_key ((env->msr >> MSR_KEY) & 1)
449#define msr_pow ((env->msr >> MSR_POW) & 1)
450#define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
451#define msr_ce ((env->msr >> MSR_CE) & 1)
452#define msr_ile ((env->msr >> MSR_ILE) & 1)
453#define msr_ee ((env->msr >> MSR_EE) & 1)
454#define msr_pr ((env->msr >> MSR_PR) & 1)
455#define msr_fp ((env->msr >> MSR_FP) & 1)
456#define msr_me ((env->msr >> MSR_ME) & 1)
457#define msr_fe0 ((env->msr >> MSR_FE0) & 1)
458#define msr_se ((env->msr >> MSR_SE) & 1)
459#define msr_dwe ((env->msr >> MSR_DWE) & 1)
460#define msr_uble ((env->msr >> MSR_UBLE) & 1)
461#define msr_be ((env->msr >> MSR_BE) & 1)
462#define msr_de ((env->msr >> MSR_DE) & 1)
463#define msr_fe1 ((env->msr >> MSR_FE1) & 1)
464#define msr_al ((env->msr >> MSR_AL) & 1)
465#define msr_ep ((env->msr >> MSR_EP) & 1)
466#define msr_ir ((env->msr >> MSR_IR) & 1)
467#define msr_dr ((env->msr >> MSR_DR) & 1)
468#define msr_pe ((env->msr >> MSR_PE) & 1)
469#define msr_px ((env->msr >> MSR_PX) & 1)
470#define msr_pmm ((env->msr >> MSR_PMM) & 1)
471#define msr_ri ((env->msr >> MSR_RI) & 1)
472#define msr_le ((env->msr >> MSR_LE) & 1)
a4f30719
JM		 473/* Hypervisor bit is more specific */
474#if defined(TARGET_PPC64)
475#define MSR_HVB (1ULL << MSR_SHV)
476#define msr_hv msr_shv
477#else
478#if defined(PPC_EMULATE_32BITS_HYPV)
479#define MSR_HVB (1ULL << MSR_THV)
480#define msr_hv msr_thv
a4f30719
JM		 481#else
482#define MSR_HVB (0ULL)
483#define msr_hv (0)
484#endif
485#endif
79aceca5 486
a586e548
EI		 487/* Exception state register bits definition */
488#define ESR_ST 23 /* Exception was caused by a store type access. */
489
d26bfc9a 490enum {
4018bae9 491 POWERPC_FLAG_NONE = 0x00000000,
d26bfc9a 492 /* Flag for MSR bit 25 signification (VRE/SPE) */
4018bae9
JM		 493 POWERPC_FLAG_SPE = 0x00000001,
494 POWERPC_FLAG_VRE = 0x00000002,
d26bfc9a 495 /* Flag for MSR bit 17 signification (TGPR/CE) */
4018bae9
JM		 496 POWERPC_FLAG_TGPR = 0x00000004,
497 POWERPC_FLAG_CE = 0x00000008,
d26bfc9a 498 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
4018bae9
JM		 499 POWERPC_FLAG_SE = 0x00000010,
500 POWERPC_FLAG_DWE = 0x00000020,
501 POWERPC_FLAG_UBLE = 0x00000040,
d26bfc9a 502 /* Flag for MSR bit 9 signification (BE/DE) */
4018bae9
JM		 503 POWERPC_FLAG_BE = 0x00000080,
504 POWERPC_FLAG_DE = 0x00000100,
a4f30719 505 /* Flag for MSR bit 2 signification (PX/PMM) */
4018bae9
JM		 506 POWERPC_FLAG_PX = 0x00000200,
507 POWERPC_FLAG_PMM = 0x00000400,
508 /* Flag for special features */
509 /* Decrementer clock: RTC clock (POWER, 601) or bus clock */
510 POWERPC_FLAG_RTC_CLK = 0x00010000,
511 POWERPC_FLAG_BUS_CLK = 0x00020000,
d26bfc9a
JM		 512};
513
7c58044c
JM		 514/*****************************************************************************/
515/* Floating point status and control register */
516#define FPSCR_FX 31 /* Floating-point exception summary */
517#define FPSCR_FEX 30 /* Floating-point enabled exception summary */
518#define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
519#define FPSCR_OX 28 /* Floating-point overflow exception */
520#define FPSCR_UX 27 /* Floating-point underflow exception */
521#define FPSCR_ZX 26 /* Floating-point zero divide exception */
522#define FPSCR_XX 25 /* Floating-point inexact exception */
523#define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
524#define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
525#define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
526#define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
527#define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
528#define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
529#define FPSCR_FR 18 /* Floating-point fraction rounded */
530#define FPSCR_FI 17 /* Floating-point fraction inexact */
531#define FPSCR_C 16 /* Floating-point result class descriptor */
532#define FPSCR_FL 15 /* Floating-point less than or negative */
533#define FPSCR_FG 14 /* Floating-point greater than or negative */
534#define FPSCR_FE 13 /* Floating-point equal or zero */
535#define FPSCR_FU 12 /* Floating-point unordered or NaN */
536#define FPSCR_FPCC 12 /* Floating-point condition code */
537#define FPSCR_FPRF 12 /* Floating-point result flags */
538#define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
539#define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
540#define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
541#define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
542#define FPSCR_OE 6 /* Floating-point overflow exception enable */
543#define FPSCR_UE 5 /* Floating-point undeflow exception enable */
544#define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
545#define FPSCR_XE 3 /* Floating-point inexact exception enable */
546#define FPSCR_NI 2 /* Floating-point non-IEEE mode */
547#define FPSCR_RN1 1
548#define FPSCR_RN 0 /* Floating-point rounding control */
549#define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1)
550#define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1)
551#define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1)
552#define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1)
553#define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1)
554#define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1)
555#define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
556#define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1)
557#define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1)
558#define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1)
559#define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1)
560#define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1)
561#define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF)
562#define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
563#define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
564#define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1)
565#define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1)
566#define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1)
567#define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1)
568#define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1)
569#define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1)
570#define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1)
571#define fpscr_rn (((env->fpscr) >> FPSCR_RN) & 0x3)
572/* Invalid operation exception summary */
573#define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
574 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
575 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
576 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
577 (1 << FPSCR_VXCVI)))
578/* exception summary */
579#define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F)
580/* enabled exception summary */
581#define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
582 0x1F)
583
584/*****************************************************************************/
6fa724a3
AJ		 585/* Vector status and control register */
586#define VSCR_NJ 16 /* Vector non-java */
587#define VSCR_SAT 0 /* Vector saturation */
588#define vscr_nj (((env->vscr) >> VSCR_NJ) & 0x1)
589#define vscr_sat (((env->vscr) >> VSCR_SAT) & 0x1)
590
591/*****************************************************************************/
7c58044c 592/* The whole PowerPC CPU context */
6ebbf390 593#define NB_MMU_MODES 3
6ebbf390 594
3fc6c082
FB		 595struct CPUPPCState {
596 /* First are the most commonly used resources
597 * during translated code execution
598 */
79aceca5 599 /* general purpose registers */
bd7d9a6d 600 target_ulong gpr[32];
65d6c0f3 601#if !defined(TARGET_PPC64)
3cd7d1dd 602 /* Storage for GPR MSB, used by the SPE extension */
bd7d9a6d 603 target_ulong gprh[32];
3cd7d1dd 604#endif
3fc6c082
FB		 605 /* LR */
606 target_ulong lr;
607 /* CTR */
608 target_ulong ctr;
609 /* condition register */
47e4661c 610 uint32_t crf[8];
79aceca5 611 /* XER */
3d7b417e 612 target_ulong xer;
79aceca5 613 /* Reservation address */
18b21a2f
NF		 614 target_ulong reserve_addr;
615 /* Reservation value */
616 target_ulong reserve_val;
4425265b
NF		 617 /* Reservation store address */
618 target_ulong reserve_ea;
619 /* Reserved store source register and size */
620 target_ulong reserve_info;
3fc6c082
FB		 621
622 /* Those ones are used in supervisor mode only */
79aceca5 623 /* machine state register */
0411a972 624 target_ulong msr;
3fc6c082 625 /* temporary general purpose registers */
bd7d9a6d 626 target_ulong tgpr[4]; /* Used to speed-up TLB assist handlers */
3fc6c082
FB		 627
628 /* Floating point execution context */
4ecc3190 629 float_status fp_status;
3fc6c082
FB		 630 /* floating point registers */
631 float64 fpr[32];
632 /* floating point status and control register */
7c58044c 633 uint32_t fpscr;
4ecc3190 634
cb2dbfc3
AJ		 635 /* Next instruction pointer */
636 target_ulong nip;
a316d335 637
ac9eb073
FB		 638 int access_type; /* when a memory exception occurs, the access
639 type is stored here */
a541f297 640
cb2dbfc3
AJ		 641 CPU_COMMON
642
f2e63a42
JM		 643 /* MMU context - only relevant for full system emulation */
644#if !defined(CONFIG_USER_ONLY)
645#if defined(TARGET_PPC64)
3fc6c082
FB		 646 /* Address space register */
647 target_ulong asr;
f2e63a42 648 /* PowerPC 64 SLB area */
c227f099 649 ppc_slb_t slb[64];
f2e63a42
JM		 650 int slb_nr;
651#endif
3fc6c082 652 /* segment registers */
bb593904
DG		 653 target_phys_addr_t htab_base;
654 target_phys_addr_t htab_mask;
74d37793 655 target_ulong sr[32];
3fc6c082
FB		 656 /* BATs */
657 int nb_BATs;
658 target_ulong DBAT[2][8];
659 target_ulong IBAT[2][8];
f2e63a42
JM		 660 /* PowerPC TLB registers (for 4xx and 60x software driven TLBs) */
661 int nb_tlb; /* Total number of TLB */
662 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
663 int nb_ways; /* Number of ways in the TLB set */
664 int last_way; /* Last used way used to allocate TLB in a LRU way */
665 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
666 int nb_pids; /* Number of available PID registers */
c227f099 667 ppc_tlb_t *tlb; /* TLB is optional. Allocate them only if needed */
f2e63a42
JM		 668 /* 403 dedicated access protection registers */
669 target_ulong pb[4];
670#endif
9fddaa0c 671
3fc6c082
FB		 672 /* Other registers */
673 /* Special purpose registers */
674 target_ulong spr[1024];
c227f099 675 ppc_spr_t spr_cb[1024];
3fc6c082 676 /* Altivec registers */
c227f099 677 ppc_avr_t avr[32];
3fc6c082 678 uint32_t vscr;
d9bce9d9 679 /* SPE registers */
2231ef10 680 uint64_t spe_acc;
d9bce9d9 681 uint32_t spe_fscr;
fbd265b6
AJ		 682 /* SPE and Altivec can share a status since they will never be used
683 * simultaneously */
684 float_status vec_status;
3fc6c082
FB		 685
686 /* Internal devices resources */
9fddaa0c 687 /* Time base and decrementer */
c227f099 688 ppc_tb_t *tb_env;
3fc6c082 689 /* Device control registers */
c227f099 690 ppc_dcr_t *dcr_env;
3fc6c082 691
d63001d1
JM		 692 int dcache_line_size;
693 int icache_line_size;
694
3fc6c082
FB		 695 /* Those resources are used during exception processing */
696 /* CPU model definition */
a750fc0b 697 target_ulong msr_mask;
c227f099
AL		 698 powerpc_mmu_t mmu_model;
699 powerpc_excp_t excp_model;
700 powerpc_input_t bus_model;
237c0af0 701 int bfd_mach;
3fc6c082 702 uint32_t flags;
c29b735c 703 uint64_t insns_flags;
3fc6c082 704
3fc6c082 705 int error_code;
47103572 706 uint32_t pending_interrupts;
e9df014c
JM		 707#if !defined(CONFIG_USER_ONLY)
708 /* This is the IRQ controller, which is implementation dependant
709 * and only relevant when emulating a complete machine.
710 */
711 uint32_t irq_input_state;
712 void **irq_inputs;
e1833e1f
JM		 713 /* Exception vectors */
714 target_ulong excp_vectors[POWERPC_EXCP_NB];
715 target_ulong excp_prefix;
fc1c67bc 716 target_ulong hreset_excp_prefix;
e1833e1f
JM		 717 target_ulong ivor_mask;
718 target_ulong ivpr_mask;
d63001d1 719 target_ulong hreset_vector;
e9df014c 720#endif
3fc6c082
FB		 721
722 /* Those resources are used only during code translation */
3fc6c082 723 /* opcode handlers */
c227f099 724 opc_handler_t *opcodes[0x40];
3fc6c082
FB		 725
726 /* Those resources are used only in Qemu core */
056401ea
JM		 727 target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
728 target_ulong hflags_nmsr; /* specific hflags, not comming from MSR */
6ebbf390 729 int mmu_idx; /* precomputed MMU index to speed up mem accesses */
3fc6c082 730
9fddaa0c
FB		 731 /* Power management */
732 int power_mode;
cd346349 733 int (*check_pow)(CPUPPCState *env);
a541f297 734
2c50e26e
EI		 735#if !defined(CONFIG_USER_ONLY)
736 void *load_info; /* Holds boot loading state. */
737#endif
3fc6c082 738};
79aceca5 739
3c7b48b7 740#if !defined(CONFIG_USER_ONLY)
76a66253 741/* Context used internally during MMU translations */
c227f099
AL		 742typedef struct mmu_ctx_t mmu_ctx_t;
743struct mmu_ctx_t {
744 target_phys_addr_t raddr; /* Real address */
745 target_phys_addr_t eaddr; /* Effective address */
76a66253 746 int prot; /* Protection bits */
c227f099 747 target_phys_addr_t pg_addr[2]; /* PTE tables base addresses */
76a66253
JM		 748 target_ulong ptem; /* Virtual segment ID | API */
749 int key; /* Access key */
b227a8e9 750 int nx; /* Non-execute area */
76a66253 751};
3c7b48b7 752#endif
76a66253 753
3fc6c082 754/*****************************************************************************/
aaed909a 755CPUPPCState *cpu_ppc_init (const char *cpu_model);
2e70f6ef 756void ppc_translate_init(void);
36081602
JM		 757int cpu_ppc_exec (CPUPPCState *s);
758void cpu_ppc_close (CPUPPCState *s);
79aceca5
FB		 759/* you can call this signal handler from your SIGBUS and SIGSEGV
760 signal handlers to inform the virtual CPU of exceptions. non zero
761 is returned if the signal was handled by the virtual CPU. */
36081602
JM		 762int cpu_ppc_signal_handler (int host_signum, void *pinfo,
763 void *puc);
93220573
AJ		 764int cpu_ppc_handle_mmu_fault (CPUPPCState *env, target_ulong address, int rw,
765 int mmu_idx, int is_softmmu);
0b5c1ce8 766#define cpu_handle_mmu_fault cpu_ppc_handle_mmu_fault
3c7b48b7 767#if !defined(CONFIG_USER_ONLY)
c227f099 768int get_physical_address (CPUPPCState *env, mmu_ctx_t *ctx, target_ulong vaddr,
93220573 769 int rw, int access_type);
3c7b48b7 770#endif
a541f297 771void do_interrupt (CPUPPCState *env);
e9df014c 772void ppc_hw_interrupt (CPUPPCState *env);
a541f297 773
93220573 774void cpu_dump_rfi (target_ulong RA, target_ulong msr);
a541f297 775
76a66253 776#if !defined(CONFIG_USER_ONLY)
93220573
AJ		 777void ppc6xx_tlb_store (CPUPPCState *env, target_ulong EPN, int way, int is_code,
778 target_ulong pte0, target_ulong pte1);
45d827d2
AJ		 779void ppc_store_ibatu (CPUPPCState *env, int nr, target_ulong value);
780void ppc_store_ibatl (CPUPPCState *env, int nr, target_ulong value);
781void ppc_store_dbatu (CPUPPCState *env, int nr, target_ulong value);
782void ppc_store_dbatl (CPUPPCState *env, int nr, target_ulong value);
783void ppc_store_ibatu_601 (CPUPPCState *env, int nr, target_ulong value);
784void ppc_store_ibatl_601 (CPUPPCState *env, int nr, target_ulong value);
785void ppc_store_sdr1 (CPUPPCState *env, target_ulong value);
d9bce9d9 786#if defined(TARGET_PPC64)
d9bce9d9 787void ppc_store_asr (CPUPPCState *env, target_ulong value);
12de9a39 788target_ulong ppc_load_slb (CPUPPCState *env, int slb_nr);
f6b868fc 789target_ulong ppc_load_sr (CPUPPCState *env, int sr_nr);
81762d6d 790int ppc_store_slb (CPUPPCState *env, target_ulong rb, target_ulong rs);
efdef95f
DG		 791int ppc_load_slb_esid (CPUPPCState *env, target_ulong rb, target_ulong *rt);
792int ppc_load_slb_vsid (CPUPPCState *env, target_ulong rb, target_ulong *rt);
12de9a39 793#endif /* defined(TARGET_PPC64) */
45d827d2 794void ppc_store_sr (CPUPPCState *env, int srnum, target_ulong value);
12de9a39 795#endif /* !defined(CONFIG_USER_ONLY) */
0411a972 796void ppc_store_msr (CPUPPCState *env, target_ulong value);
3fc6c082 797
9a78eead 798void ppc_cpu_list (FILE *f, fprintf_function cpu_fprintf);
aaed909a 799
c227f099
AL		 800const ppc_def_t *cpu_ppc_find_by_name (const char *name);
801int cpu_ppc_register_internal (CPUPPCState *env, const ppc_def_t *def);
85c4adf6 802
9fddaa0c
FB		 803/* Time-base and decrementer management */
804#ifndef NO_CPU_IO_DEFS
e3ea6529 805uint64_t cpu_ppc_load_tbl (CPUPPCState *env);
9fddaa0c
FB		 806uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
807void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
808void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
b711de95 809uint64_t cpu_ppc_load_atbl (CPUPPCState *env);
a062e36c
JM		 810uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
811void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
812void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
9fddaa0c
FB		 813uint32_t cpu_ppc_load_decr (CPUPPCState *env);
814void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
58a7d328
JM		 815uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
816void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
817uint64_t cpu_ppc_load_purr (CPUPPCState *env);
818void cpu_ppc_store_purr (CPUPPCState *env, uint64_t value);
d9bce9d9
JM		 819uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
820uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
821#if !defined(CONFIG_USER_ONLY)
822void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
823void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
824target_ulong load_40x_pit (CPUPPCState *env);
825void store_40x_pit (CPUPPCState *env, target_ulong val);
8ecc7913 826void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
c294fc58 827void store_40x_sler (CPUPPCState *env, uint32_t val);
d9bce9d9
JM		 828void store_booke_tcr (CPUPPCState *env, target_ulong val);
829void store_booke_tsr (CPUPPCState *env, target_ulong val);
0a032cbe 830void ppc_tlb_invalidate_all (CPUPPCState *env);
daf4f96e
JM		 831void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
832#if defined(TARGET_PPC64)
833void ppc_slb_invalidate_all (CPUPPCState *env);
834void ppc_slb_invalidate_one (CPUPPCState *env, uint64_t T0);
835#endif
36081602 836int ppcemb_tlb_search (CPUPPCState *env, target_ulong address, uint32_t pid);
d9bce9d9 837#endif
9fddaa0c 838#endif
79aceca5 839
636aa200 840static inline uint64_t ppc_dump_gpr(CPUPPCState *env, int gprn)
6b542af7
JM		 841{
842 uint64_t gprv;
843
844 gprv = env->gpr[gprn];
845#if !defined(TARGET_PPC64)
846 if (env->flags & POWERPC_FLAG_SPE) {
847 /* If the CPU implements the SPE extension, we have to get the
848 * high bits of the GPR from the gprh storage area
849 */
850 gprv &= 0xFFFFFFFFULL;
851 gprv |= (uint64_t)env->gprh[gprn] << 32;
852 }
853#endif
854
855 return gprv;
856}
857
2e719ba3 858/* Device control registers */
73b01960
AG		 859int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp);
860int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val);
2e719ba3 861
9467d44c
TS		 862#define cpu_init cpu_ppc_init
863#define cpu_exec cpu_ppc_exec
864#define cpu_gen_code cpu_ppc_gen_code
865#define cpu_signal_handler cpu_ppc_signal_handler
c732abe2 866#define cpu_list ppc_cpu_list
9467d44c 867
fc1c67bc 868#define CPU_SAVE_VERSION 4
b3c7724c 869
6ebbf390
JM		 870/* MMU modes definitions */
871#define MMU_MODE0_SUFFIX _user
872#define MMU_MODE1_SUFFIX _kernel
6ebbf390 873#define MMU_MODE2_SUFFIX _hypv
6ebbf390
JM		 874#define MMU_USER_IDX 0
875static inline int cpu_mmu_index (CPUState *env)
876{
877 return env->mmu_idx;
878}
879
6e68e076
PB		 880#if defined(CONFIG_USER_ONLY)
881static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
882{
f8ed7070 883 if (newsp)
6e68e076 884 env->gpr[1] = newsp;
d11f69b2 885 env->gpr[3] = 0;
6e68e076
PB		 886}
887#endif
888
79aceca5
FB		 889#include "cpu-all.h"
890
3fc6c082 891/*****************************************************************************/
e1571908 892/* CRF definitions */
57951c27
AJ		 893#define CRF_LT 3
894#define CRF_GT 2
895#define CRF_EQ 1
896#define CRF_SO 0
e6bba2ef
NF		 897#define CRF_CH (1 << CRF_LT)
898#define CRF_CL (1 << CRF_GT)
899#define CRF_CH_OR_CL (1 << CRF_EQ)
900#define CRF_CH_AND_CL (1 << CRF_SO)
e1571908
AJ		 901
902/* XER definitions */
3d7b417e
AJ		 903#define XER_SO 31
904#define XER_OV 30
905#define XER_CA 29
906#define XER_CMP 8
907#define XER_BC 0
908#define xer_so ((env->xer >> XER_SO) & 1)
909#define xer_ov ((env->xer >> XER_OV) & 1)
910#define xer_ca ((env->xer >> XER_CA) & 1)
911#define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
912#define xer_bc ((env->xer >> XER_BC) & 0x7F)
79aceca5 913
3fc6c082 914/* SPR definitions */
80d11f44
JM		 915#define SPR_MQ (0x000)
916#define SPR_XER (0x001)
917#define SPR_601_VRTCU (0x004)
918#define SPR_601_VRTCL (0x005)
919#define SPR_601_UDECR (0x006)
920#define SPR_LR (0x008)
921#define SPR_CTR (0x009)
922#define SPR_DSISR (0x012)
923#define SPR_DAR (0x013) /* DAE for PowerPC 601 */
924#define SPR_601_RTCU (0x014)
925#define SPR_601_RTCL (0x015)
926#define SPR_DECR (0x016)
927#define SPR_SDR1 (0x019)
928#define SPR_SRR0 (0x01A)
929#define SPR_SRR1 (0x01B)
930#define SPR_AMR (0x01D)
931#define SPR_BOOKE_PID (0x030)
932#define SPR_BOOKE_DECAR (0x036)
933#define SPR_BOOKE_CSRR0 (0x03A)
934#define SPR_BOOKE_CSRR1 (0x03B)
935#define SPR_BOOKE_DEAR (0x03D)
936#define SPR_BOOKE_ESR (0x03E)
937#define SPR_BOOKE_IVPR (0x03F)
938#define SPR_MPC_EIE (0x050)
939#define SPR_MPC_EID (0x051)
940#define SPR_MPC_NRI (0x052)
941#define SPR_CTRL (0x088)
942#define SPR_MPC_CMPA (0x090)
943#define SPR_MPC_CMPB (0x091)
944#define SPR_MPC_CMPC (0x092)
945#define SPR_MPC_CMPD (0x093)
946#define SPR_MPC_ECR (0x094)
947#define SPR_MPC_DER (0x095)
948#define SPR_MPC_COUNTA (0x096)
949#define SPR_MPC_COUNTB (0x097)
950#define SPR_UCTRL (0x098)
951#define SPR_MPC_CMPE (0x098)
952#define SPR_MPC_CMPF (0x099)
953#define SPR_MPC_CMPG (0x09A)
954#define SPR_MPC_CMPH (0x09B)
955#define SPR_MPC_LCTRL1 (0x09C)
956#define SPR_MPC_LCTRL2 (0x09D)
957#define SPR_MPC_ICTRL (0x09E)
958#define SPR_MPC_BAR (0x09F)
959#define SPR_VRSAVE (0x100)
960#define SPR_USPRG0 (0x100)
961#define SPR_USPRG1 (0x101)
962#define SPR_USPRG2 (0x102)
963#define SPR_USPRG3 (0x103)
964#define SPR_USPRG4 (0x104)
965#define SPR_USPRG5 (0x105)
966#define SPR_USPRG6 (0x106)
967#define SPR_USPRG7 (0x107)
968#define SPR_VTBL (0x10C)
969#define SPR_VTBU (0x10D)
970#define SPR_SPRG0 (0x110)
971#define SPR_SPRG1 (0x111)
972#define SPR_SPRG2 (0x112)
973#define SPR_SPRG3 (0x113)
974#define SPR_SPRG4 (0x114)
975#define SPR_SCOMC (0x114)
976#define SPR_SPRG5 (0x115)
977#define SPR_SCOMD (0x115)
978#define SPR_SPRG6 (0x116)
979#define SPR_SPRG7 (0x117)
980#define SPR_ASR (0x118)
981#define SPR_EAR (0x11A)
982#define SPR_TBL (0x11C)
983#define SPR_TBU (0x11D)
984#define SPR_TBU40 (0x11E)
985#define SPR_SVR (0x11E)
986#define SPR_BOOKE_PIR (0x11E)
987#define SPR_PVR (0x11F)
988#define SPR_HSPRG0 (0x130)
989#define SPR_BOOKE_DBSR (0x130)
990#define SPR_HSPRG1 (0x131)
991#define SPR_HDSISR (0x132)
992#define SPR_HDAR (0x133)
993#define SPR_BOOKE_DBCR0 (0x134)
994#define SPR_IBCR (0x135)
995#define SPR_PURR (0x135)
996#define SPR_BOOKE_DBCR1 (0x135)
997#define SPR_DBCR (0x136)
998#define SPR_HDEC (0x136)
999#define SPR_BOOKE_DBCR2 (0x136)
1000#define SPR_HIOR (0x137)
1001#define SPR_MBAR (0x137)
1002#define SPR_RMOR (0x138)
1003#define SPR_BOOKE_IAC1 (0x138)
1004#define SPR_HRMOR (0x139)
1005#define SPR_BOOKE_IAC2 (0x139)
1006#define SPR_HSRR0 (0x13A)
1007#define SPR_BOOKE_IAC3 (0x13A)
1008#define SPR_HSRR1 (0x13B)
1009#define SPR_BOOKE_IAC4 (0x13B)
1010#define SPR_LPCR (0x13C)
1011#define SPR_BOOKE_DAC1 (0x13C)
1012#define SPR_LPIDR (0x13D)
1013#define SPR_DABR2 (0x13D)
1014#define SPR_BOOKE_DAC2 (0x13D)
1015#define SPR_BOOKE_DVC1 (0x13E)
1016#define SPR_BOOKE_DVC2 (0x13F)
1017#define SPR_BOOKE_TSR (0x150)
1018#define SPR_BOOKE_TCR (0x154)
1019#define SPR_BOOKE_IVOR0 (0x190)
1020#define SPR_BOOKE_IVOR1 (0x191)
1021#define SPR_BOOKE_IVOR2 (0x192)
1022#define SPR_BOOKE_IVOR3 (0x193)
1023#define SPR_BOOKE_IVOR4 (0x194)
1024#define SPR_BOOKE_IVOR5 (0x195)
1025#define SPR_BOOKE_IVOR6 (0x196)
1026#define SPR_BOOKE_IVOR7 (0x197)
1027#define SPR_BOOKE_IVOR8 (0x198)
1028#define SPR_BOOKE_IVOR9 (0x199)
1029#define SPR_BOOKE_IVOR10 (0x19A)
1030#define SPR_BOOKE_IVOR11 (0x19B)
1031#define SPR_BOOKE_IVOR12 (0x19C)
1032#define SPR_BOOKE_IVOR13 (0x19D)
1033#define SPR_BOOKE_IVOR14 (0x19E)
1034#define SPR_BOOKE_IVOR15 (0x19F)
1035#define SPR_BOOKE_SPEFSCR (0x200)
1036#define SPR_Exxx_BBEAR (0x201)
1037#define SPR_Exxx_BBTAR (0x202)
1038#define SPR_Exxx_L1CFG0 (0x203)
1039#define SPR_Exxx_NPIDR (0x205)
1040#define SPR_ATBL (0x20E)
1041#define SPR_ATBU (0x20F)
1042#define SPR_IBAT0U (0x210)
1043#define SPR_BOOKE_IVOR32 (0x210)
1044#define SPR_RCPU_MI_GRA (0x210)
1045#define SPR_IBAT0L (0x211)
1046#define SPR_BOOKE_IVOR33 (0x211)
1047#define SPR_IBAT1U (0x212)
1048#define SPR_BOOKE_IVOR34 (0x212)
1049#define SPR_IBAT1L (0x213)
1050#define SPR_BOOKE_IVOR35 (0x213)
1051#define SPR_IBAT2U (0x214)
1052#define SPR_BOOKE_IVOR36 (0x214)
1053#define SPR_IBAT2L (0x215)
1054#define SPR_BOOKE_IVOR37 (0x215)
1055#define SPR_IBAT3U (0x216)
1056#define SPR_IBAT3L (0x217)
1057#define SPR_DBAT0U (0x218)
1058#define SPR_RCPU_L2U_GRA (0x218)
1059#define SPR_DBAT0L (0x219)
1060#define SPR_DBAT1U (0x21A)
1061#define SPR_DBAT1L (0x21B)
1062#define SPR_DBAT2U (0x21C)
1063#define SPR_DBAT2L (0x21D)
1064#define SPR_DBAT3U (0x21E)
1065#define SPR_DBAT3L (0x21F)
1066#define SPR_IBAT4U (0x230)
1067#define SPR_RPCU_BBCMCR (0x230)
1068#define SPR_MPC_IC_CST (0x230)
1069#define SPR_Exxx_CTXCR (0x230)
1070#define SPR_IBAT4L (0x231)
1071#define SPR_MPC_IC_ADR (0x231)
1072#define SPR_Exxx_DBCR3 (0x231)
1073#define SPR_IBAT5U (0x232)
1074#define SPR_MPC_IC_DAT (0x232)
1075#define SPR_Exxx_DBCNT (0x232)
1076#define SPR_IBAT5L (0x233)
1077#define SPR_IBAT6U (0x234)
1078#define SPR_IBAT6L (0x235)
1079#define SPR_IBAT7U (0x236)
1080#define SPR_IBAT7L (0x237)
1081#define SPR_DBAT4U (0x238)
1082#define SPR_RCPU_L2U_MCR (0x238)
1083#define SPR_MPC_DC_CST (0x238)
1084#define SPR_Exxx_ALTCTXCR (0x238)
1085#define SPR_DBAT4L (0x239)
1086#define SPR_MPC_DC_ADR (0x239)
1087#define SPR_DBAT5U (0x23A)
1088#define SPR_BOOKE_MCSRR0 (0x23A)
1089#define SPR_MPC_DC_DAT (0x23A)
1090#define SPR_DBAT5L (0x23B)
1091#define SPR_BOOKE_MCSRR1 (0x23B)
1092#define SPR_DBAT6U (0x23C)
1093#define SPR_BOOKE_MCSR (0x23C)
1094#define SPR_DBAT6L (0x23D)
1095#define SPR_Exxx_MCAR (0x23D)
1096#define SPR_DBAT7U (0x23E)
1097#define SPR_BOOKE_DSRR0 (0x23E)
1098#define SPR_DBAT7L (0x23F)
1099#define SPR_BOOKE_DSRR1 (0x23F)
1100#define SPR_BOOKE_SPRG8 (0x25C)
1101#define SPR_BOOKE_SPRG9 (0x25D)
1102#define SPR_BOOKE_MAS0 (0x270)
1103#define SPR_BOOKE_MAS1 (0x271)
1104#define SPR_BOOKE_MAS2 (0x272)
1105#define SPR_BOOKE_MAS3 (0x273)
1106#define SPR_BOOKE_MAS4 (0x274)
1107#define SPR_BOOKE_MAS5 (0x275)
1108#define SPR_BOOKE_MAS6 (0x276)
1109#define SPR_BOOKE_PID1 (0x279)
1110#define SPR_BOOKE_PID2 (0x27A)
1111#define SPR_MPC_DPDR (0x280)
1112#define SPR_MPC_IMMR (0x288)
1113#define SPR_BOOKE_TLB0CFG (0x2B0)
1114#define SPR_BOOKE_TLB1CFG (0x2B1)
1115#define SPR_BOOKE_TLB2CFG (0x2B2)
1116#define SPR_BOOKE_TLB3CFG (0x2B3)
1117#define SPR_BOOKE_EPR (0x2BE)
1118#define SPR_PERF0 (0x300)
1119#define SPR_RCPU_MI_RBA0 (0x300)
1120#define SPR_MPC_MI_CTR (0x300)
1121#define SPR_PERF1 (0x301)
1122#define SPR_RCPU_MI_RBA1 (0x301)
1123#define SPR_PERF2 (0x302)
1124#define SPR_RCPU_MI_RBA2 (0x302)
1125#define SPR_MPC_MI_AP (0x302)
1126#define SPR_PERF3 (0x303)
082c6681 1127#define SPR_620_PMC1R (0x303)
80d11f44
JM		 1128#define SPR_RCPU_MI_RBA3 (0x303)
1129#define SPR_MPC_MI_EPN (0x303)
1130#define SPR_PERF4 (0x304)
082c6681 1131#define SPR_620_PMC2R (0x304)
80d11f44
JM		 1132#define SPR_PERF5 (0x305)
1133#define SPR_MPC_MI_TWC (0x305)
1134#define SPR_PERF6 (0x306)
1135#define SPR_MPC_MI_RPN (0x306)
1136#define SPR_PERF7 (0x307)
1137#define SPR_PERF8 (0x308)
1138#define SPR_RCPU_L2U_RBA0 (0x308)
1139#define SPR_MPC_MD_CTR (0x308)
1140#define SPR_PERF9 (0x309)
1141#define SPR_RCPU_L2U_RBA1 (0x309)
1142#define SPR_MPC_MD_CASID (0x309)
1143#define SPR_PERFA (0x30A)
1144#define SPR_RCPU_L2U_RBA2 (0x30A)
1145#define SPR_MPC_MD_AP (0x30A)
1146#define SPR_PERFB (0x30B)
082c6681 1147#define SPR_620_MMCR0R (0x30B)
80d11f44
JM		 1148#define SPR_RCPU_L2U_RBA3 (0x30B)
1149#define SPR_MPC_MD_EPN (0x30B)
1150#define SPR_PERFC (0x30C)
1151#define SPR_MPC_MD_TWB (0x30C)
1152#define SPR_PERFD (0x30D)
1153#define SPR_MPC_MD_TWC (0x30D)
1154#define SPR_PERFE (0x30E)
1155#define SPR_MPC_MD_RPN (0x30E)
1156#define SPR_PERFF (0x30F)
1157#define SPR_MPC_MD_TW (0x30F)
1158#define SPR_UPERF0 (0x310)
1159#define SPR_UPERF1 (0x311)
1160#define SPR_UPERF2 (0x312)
1161#define SPR_UPERF3 (0x313)
082c6681 1162#define SPR_620_PMC1W (0x313)
80d11f44 1163#define SPR_UPERF4 (0x314)
082c6681 1164#define SPR_620_PMC2W (0x314)
80d11f44
JM		 1165#define SPR_UPERF5 (0x315)
1166#define SPR_UPERF6 (0x316)
1167#define SPR_UPERF7 (0x317)
1168#define SPR_UPERF8 (0x318)
1169#define SPR_UPERF9 (0x319)
1170#define SPR_UPERFA (0x31A)
1171#define SPR_UPERFB (0x31B)
082c6681 1172#define SPR_620_MMCR0W (0x31B)
80d11f44
JM		 1173#define SPR_UPERFC (0x31C)
1174#define SPR_UPERFD (0x31D)
1175#define SPR_UPERFE (0x31E)
1176#define SPR_UPERFF (0x31F)
1177#define SPR_RCPU_MI_RA0 (0x320)
1178#define SPR_MPC_MI_DBCAM (0x320)
1179#define SPR_RCPU_MI_RA1 (0x321)
1180#define SPR_MPC_MI_DBRAM0 (0x321)
1181#define SPR_RCPU_MI_RA2 (0x322)
1182#define SPR_MPC_MI_DBRAM1 (0x322)
1183#define SPR_RCPU_MI_RA3 (0x323)
1184#define SPR_RCPU_L2U_RA0 (0x328)
1185#define SPR_MPC_MD_DBCAM (0x328)
1186#define SPR_RCPU_L2U_RA1 (0x329)
1187#define SPR_MPC_MD_DBRAM0 (0x329)
1188#define SPR_RCPU_L2U_RA2 (0x32A)
1189#define SPR_MPC_MD_DBRAM1 (0x32A)
1190#define SPR_RCPU_L2U_RA3 (0x32B)
1191#define SPR_440_INV0 (0x370)
1192#define SPR_440_INV1 (0x371)
1193#define SPR_440_INV2 (0x372)
1194#define SPR_440_INV3 (0x373)
1195#define SPR_440_ITV0 (0x374)
1196#define SPR_440_ITV1 (0x375)
1197#define SPR_440_ITV2 (0x376)
1198#define SPR_440_ITV3 (0x377)
1199#define SPR_440_CCR1 (0x378)
1200#define SPR_DCRIPR (0x37B)
1201#define SPR_PPR (0x380)
bd928eba 1202#define SPR_750_GQR0 (0x390)
80d11f44 1203#define SPR_440_DNV0 (0x390)
bd928eba 1204#define SPR_750_GQR1 (0x391)
80d11f44 1205#define SPR_440_DNV1 (0x391)
bd928eba 1206#define SPR_750_GQR2 (0x392)
80d11f44 1207#define SPR_440_DNV2 (0x392)
bd928eba 1208#define SPR_750_GQR3 (0x393)
80d11f44 1209#define SPR_440_DNV3 (0x393)
bd928eba 1210#define SPR_750_GQR4 (0x394)
80d11f44 1211#define SPR_440_DTV0 (0x394)
bd928eba 1212#define SPR_750_GQR5 (0x395)
80d11f44 1213#define SPR_440_DTV1 (0x395)
bd928eba 1214#define SPR_750_GQR6 (0x396)
80d11f44 1215#define SPR_440_DTV2 (0x396)
bd928eba 1216#define SPR_750_GQR7 (0x397)
80d11f44 1217#define SPR_440_DTV3 (0x397)
bd928eba
JM		 1218#define SPR_750_THRM4 (0x398)
1219#define SPR_750CL_HID2 (0x398)
80d11f44 1220#define SPR_440_DVLIM (0x398)
bd928eba 1221#define SPR_750_WPAR (0x399)
80d11f44 1222#define SPR_440_IVLIM (0x399)
bd928eba
JM		 1223#define SPR_750_DMAU (0x39A)
1224#define SPR_750_DMAL (0x39B)
80d11f44
JM		 1225#define SPR_440_RSTCFG (0x39B)
1226#define SPR_BOOKE_DCDBTRL (0x39C)
1227#define SPR_BOOKE_DCDBTRH (0x39D)
1228#define SPR_BOOKE_ICDBTRL (0x39E)
1229#define SPR_BOOKE_ICDBTRH (0x39F)
1230#define SPR_UMMCR2 (0x3A0)
1231#define SPR_UPMC5 (0x3A1)
1232#define SPR_UPMC6 (0x3A2)
1233#define SPR_UBAMR (0x3A7)
1234#define SPR_UMMCR0 (0x3A8)
1235#define SPR_UPMC1 (0x3A9)
1236#define SPR_UPMC2 (0x3AA)
1237#define SPR_USIAR (0x3AB)
1238#define SPR_UMMCR1 (0x3AC)
1239#define SPR_UPMC3 (0x3AD)
1240#define SPR_UPMC4 (0x3AE)
1241#define SPR_USDA (0x3AF)
1242#define SPR_40x_ZPR (0x3B0)
1243#define SPR_BOOKE_MAS7 (0x3B0)
1244#define SPR_620_PMR0 (0x3B0)
1245#define SPR_MMCR2 (0x3B0)
1246#define SPR_PMC5 (0x3B1)
1247#define SPR_40x_PID (0x3B1)
1248#define SPR_620_PMR1 (0x3B1)
1249#define SPR_PMC6 (0x3B2)
1250#define SPR_440_MMUCR (0x3B2)
1251#define SPR_620_PMR2 (0x3B2)
1252#define SPR_4xx_CCR0 (0x3B3)
1253#define SPR_BOOKE_EPLC (0x3B3)
1254#define SPR_620_PMR3 (0x3B3)
1255#define SPR_405_IAC3 (0x3B4)
1256#define SPR_BOOKE_EPSC (0x3B4)
1257#define SPR_620_PMR4 (0x3B4)
1258#define SPR_405_IAC4 (0x3B5)
1259#define SPR_620_PMR5 (0x3B5)
1260#define SPR_405_DVC1 (0x3B6)
1261#define SPR_620_PMR6 (0x3B6)
1262#define SPR_405_DVC2 (0x3B7)
1263#define SPR_620_PMR7 (0x3B7)
1264#define SPR_BAMR (0x3B7)
1265#define SPR_MMCR0 (0x3B8)
1266#define SPR_620_PMR8 (0x3B8)
1267#define SPR_PMC1 (0x3B9)
1268#define SPR_40x_SGR (0x3B9)
1269#define SPR_620_PMR9 (0x3B9)
1270#define SPR_PMC2 (0x3BA)
1271#define SPR_40x_DCWR (0x3BA)
1272#define SPR_620_PMRA (0x3BA)
1273#define SPR_SIAR (0x3BB)
1274#define SPR_405_SLER (0x3BB)
1275#define SPR_620_PMRB (0x3BB)
1276#define SPR_MMCR1 (0x3BC)
1277#define SPR_405_SU0R (0x3BC)
1278#define SPR_620_PMRC (0x3BC)
1279#define SPR_401_SKR (0x3BC)
1280#define SPR_PMC3 (0x3BD)
1281#define SPR_405_DBCR1 (0x3BD)
1282#define SPR_620_PMRD (0x3BD)
1283#define SPR_PMC4 (0x3BE)
1284#define SPR_620_PMRE (0x3BE)
1285#define SPR_SDA (0x3BF)
1286#define SPR_620_PMRF (0x3BF)
1287#define SPR_403_VTBL (0x3CC)
1288#define SPR_403_VTBU (0x3CD)
1289#define SPR_DMISS (0x3D0)
1290#define SPR_DCMP (0x3D1)
1291#define SPR_HASH1 (0x3D2)
1292#define SPR_HASH2 (0x3D3)
1293#define SPR_BOOKE_ICDBDR (0x3D3)
1294#define SPR_TLBMISS (0x3D4)
1295#define SPR_IMISS (0x3D4)
1296#define SPR_40x_ESR (0x3D4)
1297#define SPR_PTEHI (0x3D5)
1298#define SPR_ICMP (0x3D5)
1299#define SPR_40x_DEAR (0x3D5)
1300#define SPR_PTELO (0x3D6)
1301#define SPR_RPA (0x3D6)
1302#define SPR_40x_EVPR (0x3D6)
1303#define SPR_L3PM (0x3D7)
1304#define SPR_403_CDBCR (0x3D7)
4e777442 1305#define SPR_L3ITCR0 (0x3D8)
80d11f44
JM		 1306#define SPR_TCR (0x3D8)
1307#define SPR_40x_TSR (0x3D8)
1308#define SPR_IBR (0x3DA)
1309#define SPR_40x_TCR (0x3DA)
1310#define SPR_ESASRR (0x3DB)
1311#define SPR_40x_PIT (0x3DB)
1312#define SPR_403_TBL (0x3DC)
1313#define SPR_403_TBU (0x3DD)
1314#define SPR_SEBR (0x3DE)
1315#define SPR_40x_SRR2 (0x3DE)
1316#define SPR_SER (0x3DF)
1317#define SPR_40x_SRR3 (0x3DF)
4e777442 1318#define SPR_L3OHCR (0x3E8)
80d11f44
JM		 1319#define SPR_L3ITCR1 (0x3E9)
1320#define SPR_L3ITCR2 (0x3EA)
1321#define SPR_L3ITCR3 (0x3EB)
1322#define SPR_HID0 (0x3F0)
1323#define SPR_40x_DBSR (0x3F0)
1324#define SPR_HID1 (0x3F1)
1325#define SPR_IABR (0x3F2)
1326#define SPR_40x_DBCR0 (0x3F2)
1327#define SPR_601_HID2 (0x3F2)
1328#define SPR_Exxx_L1CSR0 (0x3F2)
1329#define SPR_ICTRL (0x3F3)
1330#define SPR_HID2 (0x3F3)
bd928eba 1331#define SPR_750CL_HID4 (0x3F3)
80d11f44
JM		 1332#define SPR_Exxx_L1CSR1 (0x3F3)
1333#define SPR_440_DBDR (0x3F3)
1334#define SPR_LDSTDB (0x3F4)
bd928eba 1335#define SPR_750_TDCL (0x3F4)
80d11f44
JM		 1336#define SPR_40x_IAC1 (0x3F4)
1337#define SPR_MMUCSR0 (0x3F4)
1338#define SPR_DABR (0x3F5)
3fc6c082 1339#define DABR_MASK (~(target_ulong)0x7)
80d11f44
JM		 1340#define SPR_Exxx_BUCSR (0x3F5)
1341#define SPR_40x_IAC2 (0x3F5)
1342#define SPR_601_HID5 (0x3F5)
1343#define SPR_40x_DAC1 (0x3F6)
1344#define SPR_MSSCR0 (0x3F6)
1345#define SPR_970_HID5 (0x3F6)
1346#define SPR_MSSSR0 (0x3F7)
4e777442 1347#define SPR_MSSCR1 (0x3F7)
80d11f44
JM		 1348#define SPR_DABRX (0x3F7)
1349#define SPR_40x_DAC2 (0x3F7)
1350#define SPR_MMUCFG (0x3F7)
1351#define SPR_LDSTCR (0x3F8)
1352#define SPR_L2PMCR (0x3F8)
bd928eba 1353#define SPR_750FX_HID2 (0x3F8)
082c6681 1354#define SPR_620_BUSCSR (0x3F8)
80d11f44
JM		 1355#define SPR_Exxx_L1FINV0 (0x3F8)
1356#define SPR_L2CR (0x3F9)
082c6681 1357#define SPR_620_L2CR (0x3F9)
80d11f44 1358#define SPR_L3CR (0x3FA)
bd928eba 1359#define SPR_750_TDCH (0x3FA)
80d11f44
JM		 1360#define SPR_IABR2 (0x3FA)
1361#define SPR_40x_DCCR (0x3FA)
082c6681 1362#define SPR_620_L2SR (0x3FA)
80d11f44
JM		 1363#define SPR_ICTC (0x3FB)
1364#define SPR_40x_ICCR (0x3FB)
1365#define SPR_THRM1 (0x3FC)
1366#define SPR_403_PBL1 (0x3FC)
1367#define SPR_SP (0x3FD)
1368#define SPR_THRM2 (0x3FD)
1369#define SPR_403_PBU1 (0x3FD)
1370#define SPR_604_HID13 (0x3FD)
1371#define SPR_LT (0x3FE)
1372#define SPR_THRM3 (0x3FE)
1373#define SPR_RCPU_FPECR (0x3FE)
1374#define SPR_403_PBL2 (0x3FE)
1375#define SPR_PIR (0x3FF)
1376#define SPR_403_PBU2 (0x3FF)
1377#define SPR_601_HID15 (0x3FF)
1378#define SPR_604_HID15 (0x3FF)
1379#define SPR_E500_SVR (0x3FF)
79aceca5 1380
c29b735c
NF		 1381/*****************************************************************************/
1382/* PowerPC Instructions types definitions */
1383enum {
1384 PPC_NONE = 0x0000000000000000ULL,
1385 /* PowerPC base instructions set */
1386 PPC_INSNS_BASE = 0x0000000000000001ULL,
1387 /* integer operations instructions */
1388#define PPC_INTEGER PPC_INSNS_BASE
1389 /* flow control instructions */
1390#define PPC_FLOW PPC_INSNS_BASE
1391 /* virtual memory instructions */
1392#define PPC_MEM PPC_INSNS_BASE
1393 /* ld/st with reservation instructions */
1394#define PPC_RES PPC_INSNS_BASE
1395 /* spr/msr access instructions */
1396#define PPC_MISC PPC_INSNS_BASE
1397 /* Deprecated instruction sets */
1398 /* Original POWER instruction set */
1399 PPC_POWER = 0x0000000000000002ULL,
1400 /* POWER2 instruction set extension */
1401 PPC_POWER2 = 0x0000000000000004ULL,
1402 /* Power RTC support */
1403 PPC_POWER_RTC = 0x0000000000000008ULL,
1404 /* Power-to-PowerPC bridge (601) */
1405 PPC_POWER_BR = 0x0000000000000010ULL,
1406 /* 64 bits PowerPC instruction set */
1407 PPC_64B = 0x0000000000000020ULL,
1408 /* New 64 bits extensions (PowerPC 2.0x) */
1409 PPC_64BX = 0x0000000000000040ULL,
1410 /* 64 bits hypervisor extensions */
1411 PPC_64H = 0x0000000000000080ULL,
1412 /* New wait instruction (PowerPC 2.0x) */
1413 PPC_WAIT = 0x0000000000000100ULL,
1414 /* Time base mftb instruction */
1415 PPC_MFTB = 0x0000000000000200ULL,
1416
1417 /* Fixed-point unit extensions */
1418 /* PowerPC 602 specific */
1419 PPC_602_SPEC = 0x0000000000000400ULL,
1420 /* isel instruction */
1421 PPC_ISEL = 0x0000000000000800ULL,
1422 /* popcntb instruction */
1423 PPC_POPCNTB = 0x0000000000001000ULL,
1424 /* string load / store */
1425 PPC_STRING = 0x0000000000002000ULL,
1426
1427 /* Floating-point unit extensions */
1428 /* Optional floating point instructions */
1429 PPC_FLOAT = 0x0000000000010000ULL,
1430 /* New floating-point extensions (PowerPC 2.0x) */
1431 PPC_FLOAT_EXT = 0x0000000000020000ULL,
1432 PPC_FLOAT_FSQRT = 0x0000000000040000ULL,
1433 PPC_FLOAT_FRES = 0x0000000000080000ULL,
1434 PPC_FLOAT_FRSQRTE = 0x0000000000100000ULL,
1435 PPC_FLOAT_FRSQRTES = 0x0000000000200000ULL,
1436 PPC_FLOAT_FSEL = 0x0000000000400000ULL,
1437 PPC_FLOAT_STFIWX = 0x0000000000800000ULL,
1438
1439 /* Vector/SIMD extensions */
1440 /* Altivec support */
1441 PPC_ALTIVEC = 0x0000000001000000ULL,
1442 /* PowerPC 2.03 SPE extension */
1443 PPC_SPE = 0x0000000002000000ULL,
1444 /* PowerPC 2.03 SPE single-precision floating-point extension */
1445 PPC_SPE_SINGLE = 0x0000000004000000ULL,
1446 /* PowerPC 2.03 SPE double-precision floating-point extension */
1447 PPC_SPE_DOUBLE = 0x0000000008000000ULL,
1448
1449 /* Optional memory control instructions */
1450 PPC_MEM_TLBIA = 0x0000000010000000ULL,
1451 PPC_MEM_TLBIE = 0x0000000020000000ULL,
1452 PPC_MEM_TLBSYNC = 0x0000000040000000ULL,
1453 /* sync instruction */
1454 PPC_MEM_SYNC = 0x0000000080000000ULL,
1455 /* eieio instruction */
1456 PPC_MEM_EIEIO = 0x0000000100000000ULL,
1457
1458 /* Cache control instructions */
1459 PPC_CACHE = 0x0000000200000000ULL,
1460 /* icbi instruction */
1461 PPC_CACHE_ICBI = 0x0000000400000000ULL,
1462 /* dcbz instruction with fixed cache line size */
1463 PPC_CACHE_DCBZ = 0x0000000800000000ULL,
1464 /* dcbz instruction with tunable cache line size */
1465 PPC_CACHE_DCBZT = 0x0000001000000000ULL,
1466 /* dcba instruction */
1467 PPC_CACHE_DCBA = 0x0000002000000000ULL,
1468 /* Freescale cache locking instructions */
1469 PPC_CACHE_LOCK = 0x0000004000000000ULL,
1470
1471 /* MMU related extensions */
1472 /* external control instructions */
1473 PPC_EXTERN = 0x0000010000000000ULL,
1474 /* segment register access instructions */
1475 PPC_SEGMENT = 0x0000020000000000ULL,
1476 /* PowerPC 6xx TLB management instructions */
1477 PPC_6xx_TLB = 0x0000040000000000ULL,
1478 /* PowerPC 74xx TLB management instructions */
1479 PPC_74xx_TLB = 0x0000080000000000ULL,
1480 /* PowerPC 40x TLB management instructions */
1481 PPC_40x_TLB = 0x0000100000000000ULL,
1482 /* segment register access instructions for PowerPC 64 "bridge" */
1483 PPC_SEGMENT_64B = 0x0000200000000000ULL,
1484 /* SLB management */
1485 PPC_SLBI = 0x0000400000000000ULL,
1486
1487 /* Embedded PowerPC dedicated instructions */
1488 PPC_WRTEE = 0x0001000000000000ULL,
1489 /* PowerPC 40x exception model */
1490 PPC_40x_EXCP = 0x0002000000000000ULL,
1491 /* PowerPC 405 Mac instructions */
1492 PPC_405_MAC = 0x0004000000000000ULL,
1493 /* PowerPC 440 specific instructions */
1494 PPC_440_SPEC = 0x0008000000000000ULL,
1495 /* BookE (embedded) PowerPC specification */
1496 PPC_BOOKE = 0x0010000000000000ULL,
1497 /* mfapidi instruction */
1498 PPC_MFAPIDI = 0x0020000000000000ULL,
1499 /* tlbiva instruction */
1500 PPC_TLBIVA = 0x0040000000000000ULL,
1501 /* tlbivax instruction */
1502 PPC_TLBIVAX = 0x0080000000000000ULL,
1503 /* PowerPC 4xx dedicated instructions */
1504 PPC_4xx_COMMON = 0x0100000000000000ULL,
1505 /* PowerPC 40x ibct instructions */
1506 PPC_40x_ICBT = 0x0200000000000000ULL,
1507 /* rfmci is not implemented in all BookE PowerPC */
1508 PPC_RFMCI = 0x0400000000000000ULL,
1509 /* rfdi instruction */
1510 PPC_RFDI = 0x0800000000000000ULL,
1511 /* DCR accesses */
1512 PPC_DCR = 0x1000000000000000ULL,
1513 /* DCR extended accesse */
1514 PPC_DCRX = 0x2000000000000000ULL,
1515 /* user-mode DCR access, implemented in PowerPC 460 */
1516 PPC_DCRUX = 0x4000000000000000ULL,
eaabeef2
DG		 1517 /* popcntw and popcntd instructions */
1518 PPC_POPCNTWD = 0x8000000000000000ULL,
c29b735c
NF		 1519};
1520
76a66253 1521/*****************************************************************************/
9a64fbe4
FB		 1522/* Memory access type :
1523 * may be needed for precise access rights control and precise exceptions.
1524 */
79aceca5 1525enum {
9a64fbe4
FB		 1526 /* 1 bit to define user level / supervisor access */
1527 ACCESS_USER = 0x00,
1528 ACCESS_SUPER = 0x01,
1529 /* Type of instruction that generated the access */
1530 ACCESS_CODE = 0x10, /* Code fetch access */
1531 ACCESS_INT = 0x20, /* Integer load/store access */
1532 ACCESS_FLOAT = 0x30, /* floating point load/store access */
1533 ACCESS_RES = 0x40, /* load/store with reservation */
1534 ACCESS_EXT = 0x50, /* external access */
1535 ACCESS_CACHE = 0x60, /* Cache manipulation */
1536};
1537
47103572
JM		 1538/* Hardware interruption sources:
1539 * all those exception can be raised simulteaneously
1540 */
e9df014c
JM		 1541/* Input pins definitions */
1542enum {
1543 /* 6xx bus input pins */
24be5ae3
JM		 1544 PPC6xx_INPUT_HRESET = 0,
1545 PPC6xx_INPUT_SRESET = 1,
1546 PPC6xx_INPUT_CKSTP_IN = 2,
1547 PPC6xx_INPUT_MCP = 3,
1548 PPC6xx_INPUT_SMI = 4,
1549 PPC6xx_INPUT_INT = 5,
d68f1306
JM		 1550 PPC6xx_INPUT_TBEN = 6,
1551 PPC6xx_INPUT_WAKEUP = 7,
1552 PPC6xx_INPUT_NB,
24be5ae3
JM		 1553};
1554
1555enum {
e9df014c 1556 /* Embedded PowerPC input pins */
24be5ae3
JM		 1557 PPCBookE_INPUT_HRESET = 0,
1558 PPCBookE_INPUT_SRESET = 1,
1559 PPCBookE_INPUT_CKSTP_IN = 2,
1560 PPCBookE_INPUT_MCP = 3,
1561 PPCBookE_INPUT_SMI = 4,
1562 PPCBookE_INPUT_INT = 5,
1563 PPCBookE_INPUT_CINT = 6,
d68f1306 1564 PPCBookE_INPUT_NB,
24be5ae3
JM		 1565};
1566
9fdc60bf
AJ		 1567enum {
1568 /* PowerPC E500 input pins */
1569 PPCE500_INPUT_RESET_CORE = 0,
1570 PPCE500_INPUT_MCK = 1,
1571 PPCE500_INPUT_CINT = 3,
1572 PPCE500_INPUT_INT = 4,
1573 PPCE500_INPUT_DEBUG = 6,
1574 PPCE500_INPUT_NB,
1575};
1576
a750fc0b 1577enum {
4e290a0b
JM		 1578 /* PowerPC 40x input pins */
1579 PPC40x_INPUT_RESET_CORE = 0,
1580 PPC40x_INPUT_RESET_CHIP = 1,
1581 PPC40x_INPUT_RESET_SYS = 2,
1582 PPC40x_INPUT_CINT = 3,
1583 PPC40x_INPUT_INT = 4,
1584 PPC40x_INPUT_HALT = 5,
1585 PPC40x_INPUT_DEBUG = 6,
1586 PPC40x_INPUT_NB,
e9df014c
JM		 1587};
1588
b4095fed
JM		 1589enum {
1590 /* RCPU input pins */
1591 PPCRCPU_INPUT_PORESET = 0,
1592 PPCRCPU_INPUT_HRESET = 1,
1593 PPCRCPU_INPUT_SRESET = 2,
1594 PPCRCPU_INPUT_IRQ0 = 3,
1595 PPCRCPU_INPUT_IRQ1 = 4,
1596 PPCRCPU_INPUT_IRQ2 = 5,
1597 PPCRCPU_INPUT_IRQ3 = 6,
1598 PPCRCPU_INPUT_IRQ4 = 7,
1599 PPCRCPU_INPUT_IRQ5 = 8,
1600 PPCRCPU_INPUT_IRQ6 = 9,
1601 PPCRCPU_INPUT_IRQ7 = 10,
1602 PPCRCPU_INPUT_NB,
1603};
1604
00af685f 1605#if defined(TARGET_PPC64)
d0dfae6e
JM		 1606enum {
1607 /* PowerPC 970 input pins */
1608 PPC970_INPUT_HRESET = 0,
1609 PPC970_INPUT_SRESET = 1,
1610 PPC970_INPUT_CKSTP = 2,
1611 PPC970_INPUT_TBEN = 3,
1612 PPC970_INPUT_MCP = 4,
1613 PPC970_INPUT_INT = 5,
1614 PPC970_INPUT_THINT = 6,
7b62a955 1615 PPC970_INPUT_NB,
d0dfae6e 1616};
00af685f 1617#endif
d0dfae6e 1618
e9df014c 1619/* Hardware exceptions definitions */
47103572 1620enum {
e9df014c 1621 /* External hardware exception sources */
e1833e1f 1622 PPC_INTERRUPT_RESET = 0, /* Reset exception */
d68f1306
JM		 1623 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
1624 PPC_INTERRUPT_MCK, /* Machine check exception */
1625 PPC_INTERRUPT_EXT, /* External interrupt */
1626 PPC_INTERRUPT_SMI, /* System management interrupt */
1627 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
1628 PPC_INTERRUPT_DEBUG, /* External debug exception */
1629 PPC_INTERRUPT_THERM, /* Thermal exception */
e9df014c 1630 /* Internal hardware exception sources */
d68f1306
JM		 1631 PPC_INTERRUPT_DECR, /* Decrementer exception */
1632 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
1633 PPC_INTERRUPT_PIT, /* Programmable inteval timer interrupt */
1634 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
1635 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
1636 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
1637 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
1638 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
47103572
JM		 1639};
1640
9a64fbe4
FB		 1641/*****************************************************************************/
1642
6b917547
AL		 1643static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
1644 target_ulong *cs_base, int *flags)
1645{
1646 *pc = env->nip;
1647 *cs_base = 0;
1648 *flags = env->hflags;
1649}
1650
174c80d5
NF		 1651static inline void cpu_set_tls(CPUState *env, target_ulong newtls)
1652{
1653#if defined(TARGET_PPC64)
1654 /* The kernel checks TIF_32BIT here; we don't support loading 32-bit
1655 binaries on PPC64 yet. */
1656 env->gpr[13] = newtls;
1657#else
1658 env->gpr[2] = newtls;
1659#endif
1660}
1661
d569956e
DG		 1662extern void (*cpu_ppc_hypercall)(CPUState *);
1663
79aceca5 1664#endif /* !defined (__CPU_PPC_H__) */
Qemu copy for testing